A Temporal Logic Approach to Information-flow Control
|
|
- Robert Byrd
- 6 years ago
- Views:
Transcription
1 A Temporal Logic Approach to Information-flow Control Markus N. Rabe Saarland University UC Berkeley Berkeley, September
2 Collaborations with Rayna Dimitrova, Bernd Finkbeiner, Máté Kovács, and Helmut Seidl. Model Checking Information Flow in Reactive Systems. In Proceedings of the 13th International Conference on Verification, Model Checking, and Abstract Interpretation (VMCAI), pages , with Michael Clarkson, Bernd Finkbeiner, Masoud Koleini, Kristopher K. Micinski, and César Sánchez. Temporal Logics for Hyperproperties. In Proceedings of the 3rd Conference on Principles of Security and Trust (POST), pages , with Peter Lammich, and Andrei Popescu. A shallow embedding of HyperCTL. Archive of Formal Proofs, April Formal proof development. with Bernd Finkbeiner The Linear-Hyper-Branching Spectrum of Temporal Logics. it-information Technology, 56, no. 6, pages , with Bernd Finkbeiner and César Sánchez. Algorithms for Model Checking HyperLTL and HyperCTL. In Proceedings of the 27th International Conference on Computer Aided Verification (CAV), pages 30-48, / 29
3 Verification for information security I h I l plant controller/ web server/ ethernet module/ O h O l Secrecy/confidentiality No matter how we twiggle the secret, the observer can t tell a difference. 3 / 29
4 I What is information-flow control? II HyperLTL and HyperCTL III Case studies/hardware security 4 / 29
5 Part I What is information-flow control? 5 / 29
6 Incidents Major incidents in information security Heartbleed if ( payload + 16 > s->s3->rrec.length) return 0; Goto Fail if ((err = SSLHashSHA1.update(&hashCtx, &signedparams))!= 0) goto fail; goto fail; Shellshock parse_and_execute (temp_string, name, SEVAL_NONINT SEVAL_NOHIST); 6 / 29
7 Incidents Major incidents in information security Heartbleed 4.5m patient records leaked if ( payload + 16 > s->s3->rrec.length) return 0; Goto Fail encryption of >300M devices broken if ((err = SSLHashSHA1.update(&hashCtx, &signedparams))!= 0) goto fail; goto fail; Shellshock web servers attackable for 22 years parse_and_execute (temp_string, name, SEVAL_NONINT SEVAL_NOHIST); 6 / 29
8 Incidents Embedded systems/hardware security Programming errors happen frequently Hard to fix once shipped Specification Updates 7 / 29
9 Information-flow Control Information-flow control System view: High/low inputs/outputs I h I l plant controller/ web server/ ethernet module/ O h O l Security policies (confidentiality and integrity) Noninterference, generalized noninterference, observational determinism, declassification, quantitative noninterference, 8 / 29
10 Information-flow Control Noninterference/observational determinism webserver I client I s2c OpenSSL O server O client The users observations are independent of other users interactions. 9 / 29
11 Information-flow Control Noninterference/observational determinism webserver I client I s2c OpenSSL O server O client The users observations are independent of other users interactions. The users observations are deterministic in its public inputs: t, t : t = Ic,s2c t t = Oclient t 9 / 29
12 Information-flow Control Noninterference/observational determinism I client webserver I s2c OpenSSL O server Disclaimer: Heartbleed not solved yet by IFC! O client The users observations are independent of other users interactions. The users observations are deterministic in its public inputs: t, t : t = Ic,s2c t t = Oclient t 9 / 29
13 Information-flow Control Enforcement/analysis techniques Security type systems Program analysis Manual proofs Dynamic approaches/taint tracking Common problems: single-property techniques inherently imprecise 10 / 29
14 Information-flow Control Diversity of properties webserver I client I s2c OpenSSL O server O client Client status (unknown, authenticated, blocked, ) What is I i2c, I client, O client precisely? 11 / 29
15 Part II HyperLTL and HyperCTL 12 / 29
16 Temporal logics Noninterference not expressible in CTL AAφ? i i i i i i i i i i i i i i 13 / 29
17 Temporal logics Noninterference not expressible in CTL AAφ? i i i i i i i i i i i i i i 13 / 29
18 Temporal logics Noninterference not expressible in CTL AAφ? i i i i i i i i i i i i i i ϕ 13 / 29
19 Temporal logics Noninterference not expressible in CTL AAφ? i i i i i i i i i i i i i i ϕ Theorem [Alur et al. 06]: Noninterference is not a regular tree language. 13 / 29
20 Temporal logics HyperLTL and HyperCTL Quantifiers with path variables: π.φ π.φ Syntax: φ ::= a π π.φ π.φ Xφ Gφ φ U φ / 29
21 Temporal logics HyperLTL and HyperCTL Quantifiers with path variables: π.φ π.φ Syntax: φ ::= a π π.φ π.φ Xφ Gφ φ U φ... Formulas in prenex form are HyperLTL. 14 / 29
22 Temporal logics HyperLTL and HyperCTL Quantifiers with path variables: π.φ π.φ Syntax: φ ::= a π π.φ π.φ Xφ Gφ φ U φ... Formulas in prenex form are HyperLTL. Noninterference/observational determinism: π. π. G(i π i π ) G(o π o π ) 14 / 29
23 Temporal logics Semantics (HyperLTL) Π = K a π iff a L(Π(π)(0)) Π = K Gφ iff i 0 : Π[i, ] = K φ Π = K π. φ iff p Paths K ( s init ) : Π[π p] = K φ 15 / 29
24 Temporal logics Semantics (HyperLTL) Π = K a π iff a L(Π(π)(0)) Π = K Gφ iff i 0 : Π[i, ] = K φ Π = K π. φ iff p Paths K ( s init ) : Π[π p] = K φ π. π. G(i π i π ) G(o π o π ) i i i i i i i i i i i i i i 15 / 29
25 Temporal logics Semantics (HyperLTL) Π = K a π iff a L(Π(π)(0)) Π = K Gφ iff i 0 : Π[i, ] = K φ Π = K π. φ iff p Paths K ( s init ) : Π[π p] = K φ π. π. G(i π i π ) G(o π o π ) 1. {π p} = K π. G(...) G(...) i i i i i i i i i i i i i i π 15 / 29
26 Temporal logics Semantics (HyperLTL) Π = K a π iff a L(Π(π)(0)) Π = K Gφ iff i 0 : Π[i, ] = K φ Π = K π. φ iff p Paths K ( s init ) : Π[π p] = K φ π. π. G(i π i π ) G(o π o π ) 1. {π p} = K π. G(...) G(...) 2. {π p, π p } = K G(...) G(...) i i i i i i i i i i i i i i π π 15 / 29
27 Temporal logics Semantics (HyperLTL) Π = K a π iff a L(Π(π)(0)) Π = K Gφ iff i 0 : Π[i, ] = K φ Π = K π. φ iff p Paths K ( s init ) : Π[π p] = K φ π. π. G(i π i π ) G(o π o π ) 1. {π p} = K π. G(...) G(...) i i i i i i 2. {π p, π p } = K G(...) G(...) 3. i N : {π p[i, ], π p [i, ]} = K i π i π i i i i i i i i π π 15 / 29
28 Temporal logics Semantics (HyperLTL) Π = K a π iff a L(Π(π)(0)) Π = K Gφ iff i 0 : Π[i, ] = K φ Π = K π. φ iff p Paths K ( s init ) : Π[π p] = K φ π. π. G(i π i π ) G(o π o π ) 1. {π p} = K π. G(...) G(...) i i i i i i 2. {π p, π p } = K G(...) G(...) 3. i N : {π p[i, ], π p [i, ]} = K i π i π i i i i i i i i π π 4. i N : {π p[i, ], π p [i, ]} = K o π o π 15 / 29
29 Temporal logics Semantics (HyperCTL ) Π = K a π iff a L(Π(π)(0)) Π = K Gφ iff i 0 : Π[i, ] = K φ Π = K π. φ iff p Paths K (Π(π )(0)) : Π[π p, π p] = K φ π. π. G(i π i π ) G(o π o π ) 1. {π p} = K π. G(...) G(...) i i i i i i 2. {π p, π p } = K G(...) G(...) 3. i N : {π p[i, ], π p [i, ]} = K i π i π i i i i i i i i π π 4. i N : {π p[i, ], π p [i, ]} = K o π o π 15 / 29
30 Temporal logics Variants of confidentiality Noninference [McLean 94] π. π. (Gλ π ) G(lowIn π = lowin π lowout π = lowout π ) Generalized noninterference [McCullough 88] π. π. π. G(highIn π = highin π ) G(lowIn π = lowin π lowout π = lowout π ) Observational determinism [Zdancewich&Myers 03] π. π. lowin π = lowin π G(lowOut π = lowout π ) 16 / 29
31 Temporal logics Expressiveness Natural encodings of security policies. Symmetries in protocols Error correcting codes Subsume other temporal logics: LTL, CTL, CTL SecLTL Epistemic temporal logic (perfect recall semantics) 1 1 With one of two minor assumptions 17 / 29
32 Model Checking Algorithm Model checking complexity Complexity depends on the quantifier alternation depth. 0. π. π.ψ PSPACE in ψ, NLOGSPACE in K Observational determinism Goguen&Meseguer noninterference 18 / 29
33 Model Checking Algorithm Model checking complexity Complexity depends on the quantifier alternation depth. 0. π. π.ψ PSPACE in ψ, NLOGSPACE in K Observational determinism Goguen&Meseguer noninterference 1. π. π.ψ EXPSPACE in ψ, PSPACE in K 2. Noninference Generalized noninterference 18 / 29
34 Model Checking Algorithm Model checking complexity Complexity depends on the quantifier alternation depth. 0. π. π.ψ PSPACE in ψ, NLOGSPACE in K Observational determinism Goguen&Meseguer noninterference 1. π. π.ψ EXPSPACE in ψ, PSPACE in K 2. Noninference Generalized noninterference Rarely need more than one quantifier alternation! 18 / 29
35 Model Checking Algorithm Symbolically model checking circuits Alternation-free HyperLTL and HyperCTL Clean extension of the circuit construction for LTL Leverages existing symbolic model checkers (e.g. ABC) 19 / 29
36 Model Checking Algorithm A Circuit Based Approach π. π. G(i π i π ) G(o π o π ) 20 / 29
37 Model Checking Algorithm A Circuit Based Approach π. π. G(i π i π ) G(o π o π ) Negated: π. π. G(i π i π ) F(o π o π ) G(i π i π ) F(o π o π ) 20 / 29
38 Model Checking Algorithm A Circuit Based Approach π. π. G(i π i π ) G(o π o π ) Negated: π. π. G(i π i π ) F(o π o π ) s,i system i G(i π i π ) F(o π o π ) 20 / 29
39 Model Checking Algorithm A Circuit Based Approach π. π. G(i π i π ) G(o π o π ) Negated: π. π. G(i π i π ) F(o π o π ) G(i π i π ) F(o π o π ) s,i system i s,i system i 20 / 29
40 Model Checking Algorithm Implementation - MCHyper A transformation on Aiger circuits Workflow 1. Convert VHDL/Verilog to Aiger 2. Run MCHyper with a formula and the circuit 3. Call a hardware model checker on the resulting circuit Tool website: 21 / 29
41 Part III Case studies 22 / 29
42 Case studies Information flows in the I2C Bus Bus master implementation from OpenCores.org 256 latches 1207 gates Properties Under which circumstances can information flow from the inputs through the Master to the bus (and vice versa)? π. π. G(DAT_I π = DAT_I π ) G(SDA_O π =SDA_O π ) Is there a maximum delay for data transmission? π. π. G(DAT_I π = DAT_I π ) F G(SDA_O π =SDA_O π )) 23 / 29
43 Case studies Information flows - Experimental Data Verification time in s Model #Latches #Gates IC3 INT BMC Result IF1 (NI1) IF2 (NI2) IF3 (NI3) IF4 (NI4) I2C Master IF5 (NI5) IF6 (NI6) IF7 (NI7) TO IF8 (NI8) IF9 (NI2 ) Ethernet TO / 29
44 Case studies Symmetries in Protocols Bakery protocol from the VIS verification benchmark. 46 to 136 latches 1826 to 6775 gates Properties: Are the participants treated symmetrically? (simplified) π. π. G(select_0 π =select_1 π select_1 π =select_0 π ) G(pc_0 π =pc_1 π pc_1 π =pc_0 π ) Can we modify the implementation such that the symmetry breaking is minimal? 25 / 29
45 Case studies Symmetries in Protocols - Experimental Data Verification time in s Model #Latches #Gates IC3 INT BMC Result Sym1 (S1) Bakery Sym (S2) Sym3 Bakery.a TO Sym4 Bakery.a.n (S3) Sym TO - Bakery.a.n.s Sym6 (S4) TO - Sym7 (S5) TO - Bakery.a.n.s.5proc Sym8 (S6) TO - Sym9 (S7) Bakery.a.n.s.7proc TO - 26 / 29
46 Case studies Error Correcting Codes Traces with distinct inputs have at least Hamming distance d: π. π. F(DAT π DAT π ) Ham(d, π, π ) with Ham(0, π, π ) = false and Ham(d, π, π ) is: o π =o π W ( o π o π X Ham(d 1, π, π ) ) 27 / 29
47 Case studies Error Correcting Codes - Experimental Data Verification time in s Model #Latches #Gates IC3 INT BMC Result Huff1 (HD1) Huffman_enc Huff2 (HD2) b10b_1 (HD1) b10b_2 (HD1 ) 8b10b_enc b10b_3 (HD2 ) b10b_4 (HD1 ) 8b10b_dec Hamm1 (HD1 1 ) Hamm2 (HD1 2 ) Hamm3 (HD1 3 ) Hamm3 (HD1 3 ) Hamming_enc Hamm4 (HD1 4 ) Hamm5 (HD2 1 ) Hamm6 (HD2 2 ) Hamm7 (HD3) / 29
48 Conclusions HyperLTL/HyperCTL are versatile tools for information security and beyond. Model checking is decidable but hard in general. For alternation-free formulas there is an efficient algorithm. Case studies Information-flow control Symmetries in distributed systems Error resistant codes 29 / 29
EAHyper: Satisfiability, Implication, and Equivalence Checking of Hyperproperties
EAHyper: Satisfiability, Implication, and Equivalence Checking of Hyperproperties Bernd Finkbeiner, Christopher Hahn, and Marvin Stenger Saarland Informatics Campus, Saarland University, Saarbrücken, Germany
More informationMonitoring Hyperproperties
none.png Monitoring Hyperproperties Bernd Finkbeiner, Christopher Hahn, Marvin Stenger, and Leander Tentrup Reactive Systems Group, Saarland University, Germany The 17th International Conference on Runtime
More informationTemporal Logics for Hyperproperties
Temporal Logics for Hyperproperties Michael R. Clarkson 1, Bernd Finkbeiner 2, Masoud Koleini 1, Kristopher K. Micinski 3, Markus N. Rabe 2, and César Sánchez 4 1 George Washington University; 2 Universität
More informationAlgorithms for Model Checking HyperLTL and HyperCTL
Algorithms for Model Checking HyperLTL and HyperCTL Bernd Finkbeiner 1, Markus N. Rabe 1, and César Sánchez 2 Artifact * CAV * Consistent * Complete * Well Documented * Easy to Reuse * Evaluated * AEC
More informationSynthesizing Reactive Systems from Hyperproperties
Synthesizing Reactive Systems from Hyperproperties Bernd Finkbeiner, Christopher Hahn, Philip Lukert, Marvin Stenger, and Leander Tentrup Reactive Systems Group Saarland University lastname@react.uni-saarland.de
More informationMonitoring Hyperproperties
Monitoring Hyperproperties Bernd Finkbeiner, Christopher Hahn, Marvin Stenger, and Leander Tentrup Reactive Systems Group Saarland University lastname@react.uni-saarland.de Abstract. We investigate the
More informationSaarland University. Model Checking Timed Hyperproperties
Saarland University Faculty of Mathematics and Computer Science Master s Thesis Model Checking Timed Hyperproperties Author Jens Heinen Advisor Christopher Hahn Supervisor Prof. Bernd Finkbeiner, Ph.D.
More informationTemporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.
EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016
More informationIntroduction to Model Checking. Debdeep Mukhopadhyay IIT Madras
Introduction to Model Checking Debdeep Mukhopadhyay IIT Madras How good can you fight bugs? Comprising of three parts Formal Verification techniques consist of three parts: 1. A framework for modeling
More informationDeciding Hyperproperties
ne.jpeg Deciding Hyperproperties Bernd Finkeiner nd Christopher Hhn Rective Systems Group Srlnd University, Germny Highlights of Logic, Gmes nd Automt Brussels, 06.-09. Septemer 2016 0 Informti Lekge Hertleed
More informationRewriting-Based Runtime Verification for Alternation-Free HyperLTL
Rewriting-Based Runtime Verification for Alternation-Free HyperLTL Noel Brett, Umair Siddique, and Borzoo Bonakdarpour Department of Computing and Software McMaster University, Canada Abstract. Analysis
More informationTemporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure
Outline Temporal Logic Ralf Huuck Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness Model Checking Problem model, program? M φ satisfies, Implements, refines property, specification
More informationModels for Efficient Timed Verification
Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model
More informationProbabilistic Model Checking Michaelmas Term Dr. Dave Parker. Department of Computer Science University of Oxford
Probabilistic Model Checking Michaelmas Term 2011 Dr. Dave Parker Department of Computer Science University of Oxford Overview Temporal logic Non-probabilistic temporal logic CTL Probabilistic temporal
More informationBounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39
Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:
More informationComputation Tree Logic (CTL) & Basic Model Checking Algorithms
Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking
More informationFAIRNESS FOR INFINITE STATE SYSTEMS
FAIRNESS FOR INFINITE STATE SYSTEMS Heidy Khlaaf University College London 1 FORMAL VERIFICATION Formal verification is the process of establishing whether a system satisfies some requirements (properties),
More informationThe Expressivity of Universal Timed CCP: Undecidability of Monadic FLTL and Closure Operators for Security
The Expressivity of Universal Timed CCP: Undecidability of Monadic FLTL and Closure Operators for Security Carlos Olarte and Frank D. Valencia INRIA /CNRS and LIX, Ecole Polytechnique Motivation Concurrent
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationRuntime Verification of k-safety Hyperproperties in HyperLTL
Runtime Verification of k-safety Hyperproperties in HyperLTL Shreya Agrawal School of Computer Science University of Waterloo, Canada Email: s8agrawa@uwaterloo.ca Borzoo Bonakdarpour Department of Computing
More informationAlan Bundy. Automated Reasoning LTL Model Checking
Automated Reasoning LTL Model Checking Alan Bundy Lecture 9, page 1 Introduction So far we have looked at theorem proving Powerful, especially where good sets of rewrite rules or decision procedures have
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationCSE507. Course Introduction. Computer-Aided Reasoning for Software. Emina Torlak
Computer-Aided Reasoning for Software CSE507 courses.cs.washington.edu/courses/cse507/14au/ Course Introduction Emina Torlak emina@cs.washington.edu Today What is this course about? Course logistics Review
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationLogic Model Checking
Logic Model Checking Lecture Notes 10:18 Caltech 101b.2 January-March 2004 Course Text: The Spin Model Checker: Primer and Reference Manual Addison-Wesley 2003, ISBN 0-321-22862-6, 608 pgs. the assignment
More informationCTL Model checking. 1. finite number of processes, each having a finite number of finite-valued variables. Model-Checking
CTL Model checking Assumptions:. finite number of processes, each having a finite number of finite-valued variables.. finite length of CTL formula Problem:Determine whether formula f 0 is true in a finite
More informationChapter 4: Computation tree logic
INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification
More informationUsing Patterns and Composite Propositions to Automate the Generation of LTL Specifications
Using Patterns and Composite Propositions to Automate the Generation of LTL Specifications Salamah Salamah, Ann Q. Gates, Vladik Kreinovich, and Steve Roach Dept. of Computer Science, University of Texas
More informationPSL Model Checking and Run-time Verification via Testers
PSL Model Checking and Run-time Verification via Testers Formal Methods 2006 Aleksandr Zaks and Amir Pnueli New York University Introduction Motivation (Why PSL?) A new property specification language,
More informationProbabilistic Model Checking of Security Protocols without Perfect Cryptography Assumption
Our Model Checking of Security Protocols without Perfect Cryptography Assumption Czestochowa University of Technology Cardinal Stefan Wyszynski University CN2016 Our 1 2 3 Our 4 5 6 7 Importance of Security
More informationDynamic Noninterference Analysis Using Context Sensitive Static Analyses. Gurvan Le Guernic July 14, 2007
Dynamic Noninterference Analysis Using Context Sensitive Static Analyses Gurvan Le Guernic July 14, 2007 1 Abstract This report proposes a dynamic noninterference analysis for sequential programs. This
More informationReasoning about Strategies: From module checking to strategy logic
Reasoning about Strategies: From module checking to strategy logic based on joint works with Fabio Mogavero, Giuseppe Perelli, Luigi Sauro, and Moshe Y. Vardi Luxembourg September 23, 2013 Reasoning about
More informationState-Space Exploration. Stavros Tripakis University of California, Berkeley
EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2014 State-Space Exploration Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE
More informationTheoretical results around Electrum
Theoretical results around Electrum Julien Brunel David Chemouil Denis Kuperberg ONERA/DTIM - IRIT Séminaire DTIM 11/05/2015 Toulouse Introduction Alloy Language Specification language based on First-Order
More informationVerification. Arijit Mondal. Dept. of Computer Science & Engineering Indian Institute of Technology Patna
IIT Patna 1 Verification Arijit Mondal Dept. of Computer Science & Engineering Indian Institute of Technology Patna arijit@iitp.ac.in Introduction The goal of verification To ensure 100% correct in functionality
More informationESE601: Hybrid Systems. Introduction to verification
ESE601: Hybrid Systems Introduction to verification Spring 2006 Suggested reading material Papers (R14) - (R16) on the website. The book Model checking by Clarke, Grumberg and Peled. What is verification?
More informationTheoretical Foundations of the UML
Theoretical Foundations of the UML Lecture 17+18: A Logic for MSCs Joost-Pieter Katoen Lehrstuhl für Informatik 2 Software Modeling and Verification Group moves.rwth-aachen.de/teaching/ws-1718/fuml/ 5.
More informationRecent results on Timed Systems
Recent results on Timed Systems Time Petri Nets and Timed Automata Béatrice Bérard LAMSADE Université Paris-Dauphine & CNRS berard@lamsade.dauphine.fr Based on joint work with F. Cassez, S. Haddad, D.
More informationVerification Using Temporal Logic
CMSC 630 February 25, 2015 1 Verification Using Temporal Logic Sources: E.M. Clarke, O. Grumberg and D. Peled. Model Checking. MIT Press, Cambridge, 2000. E.A. Emerson. Temporal and Modal Logic. Chapter
More informationModel checking the basic modalities of CTL with Description Logic
Model checking the basic modalities of CTL with Description Logic Shoham Ben-David Richard Trefler Grant Weddell David R. Cheriton School of Computer Science University of Waterloo Abstract. Model checking
More informationPSPACE-completeness of LTL/CTL model checking
PSPACE-completeness of LTL/CTL model checking Peter Lohmann April 10, 2007 Abstract This paper will give a proof for the PSPACE-completeness of LTLsatisfiability and for the PSPACE-completeness of the
More informationCPSA and Formal Security Goals
CPSA and Formal Security Goals John D. Ramsdell The MITRE Corporation CPSA Version 2.5.1 July 8, 2015 Contents 1 Introduction 3 2 Syntax 6 3 Semantics 8 4 Examples 10 4.1 Needham-Schroeder Responder.................
More informationDeterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction
Deterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction Javier Esparza 1 Jan Křetínský 2 Salomon Sickert 1 1 Fakultät für Informatik, Technische Universität
More informationChapter 6: Computation Tree Logic
Chapter 6: Computation Tree Logic Prof. Ali Movaghar Verification of Reactive Systems Outline We introduce Computation Tree Logic (CTL), a branching temporal logic for specifying system properties. A comparison
More informationReasoning with Quantified Boolean Formulas
Reasoning with Quantified Boolean Formulas Martina Seidl Institute for Formal Models and Verification Johannes Kepler University Linz 1 What are QBF? Quantified Boolean formulas (QBF) are formulas of propositional
More informationSecret sharing schemes
Secret sharing schemes Martin Stanek Department of Computer Science Comenius University stanek@dcs.fmph.uniba.sk Cryptology 1 (2017/18) Content Introduction Shamir s secret sharing scheme perfect secret
More informationLanguage-based Information Security. CS252r Spring 2012
Language-based Information Security CS252r Spring 2012 This course Survey of key concepts and hot topics in language-based information security The use of programming language abstractions and techniques
More informationFinite-State Model Checking
EECS 219C: Computer-Aided Verification Intro. to Model Checking: Models and Properties Sanjit A. Seshia EECS, UC Berkeley Finite-State Model Checking G(p X q) Temporal logic q p FSM Model Checker Yes,
More informationA Cryptographic Decentralized Label Model
A Cryptographic Decentralized Label Model Jeffrey A. Vaughan and Steve Zdancewic Department of Computer and Information Science University of Pennsylvania IEEE Security and Privacy May 22, 2007 Information
More informationFrom Liveness to Promptness
From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every
More informationLecture 2: Symbolic Model Checking With SAT
Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.
More informationAn Introduction to Temporal Logics
An Introduction to Temporal Logics c 2001,2004 M. Lawford Outline Motivation: Dining Philosophers Safety, Liveness, Fairness & Justice Kripke structures, LTS, SELTS, and Paths Linear Temporal Logic Branching
More informationTemporal Logic of Actions
Advanced Topics in Distributed Computing Dominik Grewe Saarland University March 20, 2008 Outline Basic Concepts Transition Systems Temporal Operators Fairness Introduction Definitions Example TLC - A
More informationSMV the Symbolic Model Verifier. Example: the alternating bit protocol. LTL Linear Time temporal Logic
Model Checking (I) SMV the Symbolic Model Verifier Example: the alternating bit protocol LTL Linear Time temporal Logic CTL Fixed Points Correctness Slide 1 SMV - Symbolic Model Verifier SMV - Symbolic
More informationLearning Goals of CS245 Logic and Computation
Learning Goals of CS245 Logic and Computation Alice Gao April 27, 2018 Contents 1 Propositional Logic 2 2 Predicate Logic 4 3 Program Verification 6 4 Undecidability 7 1 1 Propositional Logic Introduction
More informationA Hierarchy for Accellera s Property Specification Language
A Hierarchy for Accellera s Property Specification Language Thomas Türk May 1st, 2005 Diploma Thesis University of Kaiserslautern Supervisor: Prof. Dr. Klaus Schneider Vorliegende Diplomarbeit wurde von
More informationFormal Verification. Lecture 1: Introduction to Model Checking and Temporal Logic¹
Formal Verification Lecture 1: Introduction to Model Checking and Temporal Logic¹ Jacques Fleuriot jdf@inf.ed.ac.uk ¹Acknowledgement: Adapted from original material by Paul Jackson, including some additions
More informationTeam Semantics for the Specification and Verification of Hyperproperties
Team Semantics for the Specification and Verification of Hyperproperties Andreas Krebs Universität Tübingen, Wilhelm-Schickard-Institut für Informatik, Tübingen, Germany krebs@informatik.uni-tuebingen.de
More informationUsing Patterns and Composite Propositions to Automate the Generation of Complex LTL Specifications
Using Patterns and Composite Propositions to Automate the Generation of Complex LTL Specifications Salamah Salamah, Ann Q. Gates, Vladik Kreinovich, and Steve Roach Dept. of Computer Science, University
More informationLogic in Automatic Verification
Logic in Automatic Verification Javier Esparza Sofware Reliability and Security Group Institute for Formal Methods in Computer Science University of Stuttgart Many thanks to Abdelwaheb Ayari, David Basin,
More informationModel Checking. Boris Feigin March 9, University College London
b.feigin@cs.ucl.ac.uk University College London March 9, 2005 Outline 1 2 Techniques Symbolic 3 Software 4 Vs. Deductive Verification Summary Further Reading In a nutshell... Model checking is a collection
More informationIn recent years CTL and LTL logics have been used with considerable industrial success.
Modelchecking In recent years CTL and LTL logics have been used with considerable industrial success. For example microprocessors manufacturers (like Intel, Motorola) use programs which automatically can
More informationFlat Coalgebraic Fixed Point Logics
Lutz Schröder, Yde Venema: Flat Coalgebraic Fixed Point Logics 1 IFIP WG 1.3 Meeting, Etelsen, July 2010 Flat Coalgebraic Fixed Point Logics Lutz Schröder 1,2 Yde Venema 3 1 Safe and Secure Cognitive Systems,
More informationarxiv: v1 [cs.lo] 5 Jan 2018
Monitoring Data Minimisation Srinivas Pinisetty 1, Thibaud Antignac 4, David Sands 2, Gerardo Schneider 3 1 University of Gothenburg, Sweden srinivas.pinisetty@gu.se 2 Chalmers University of Technology,
More informationIntegrating Induction and Deduction for Verification and Synthesis
Integrating Induction and Deduction for Verification and Synthesis Sanjit A. Seshia Associate Professor EECS Department UC Berkeley DATE 2013 Tutorial March 18, 2013 Bob s Vision: Exploit Synergies between
More informationSemantic Equivalences and the. Verification of Infinite-State Systems 1 c 2004 Richard Mayr
Semantic Equivalences and the Verification of Infinite-State Systems Richard Mayr Department of Computer Science Albert-Ludwigs-University Freiburg Germany Verification of Infinite-State Systems 1 c 2004
More informationComputation Tree Logic
Chapter 6 Computation Tree Logic Pnueli [88] has introduced linear temporal logic to the computer science community for the specification and verification of reactive systems. In Chapter 3 we have treated
More informationMonodic fragments of first-order temporal logics
Outline of talk Most propositional temporal logics are decidable. But the decision problem in predicate (first-order) temporal logics has seemed near-hopeless. Monodic fragments of first-order temporal
More informationBinary Decision Diagrams and Symbolic Model Checking
Binary Decision Diagrams and Symbolic Model Checking Randy Bryant Ed Clarke Ken McMillan Allen Emerson CMU CMU Cadence U Texas http://www.cs.cmu.edu/~bryant Binary Decision Diagrams Restricted Form of
More informationChapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.
Chapter 4 Dr. Panos Nasiopoulos Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. Sequential: In addition, they include storage elements Combinational
More informationInformation Security Theory vs. Reality
Information Security Theory vs. Reality 0368-4474-01, Winter 2011 Lecture 7: Information flow control Eran Tromer 1 Slides credit: Max Krohn, MIT Ian Goldberg and Urs Hengartner, University of Waterloo
More informationSome Remarks on Alternating Temporal Epistemic Logic
Some Remarks on Alternating Temporal Epistemic Logic Corrected version: July 2003 Wojciech Jamroga Parlevink Group, University of Twente, Netherlands Institute of Mathematics, University of Gdansk, Poland
More informationIntroduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either
Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action
More informationComputation Tree Logic
Computation Tree Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE,
More informationComputation Tree Logic
Computation Tree Logic Computation tree logic (CTL) is a branching-time logic that includes the propositional connectives as well as temporal connectives AX, EX, AU, EU, AG, EG, AF, and EF. The syntax
More informationModal and Temporal Logics
Modal and Temporal Logics Colin Stirling School of Informatics University of Edinburgh July 23, 2003 Why modal and temporal logics? 1 Computational System Modal and temporal logics Operational semantics
More informationTopics in Verification AZADEH FARZAN FALL 2017
Topics in Verification AZADEH FARZAN FALL 2017 Last time LTL Syntax ϕ ::= true a ϕ 1 ϕ 2 ϕ ϕ ϕ 1 U ϕ 2 a AP. ϕ def = trueu ϕ ϕ def = ϕ g intuitive meaning of and is obt Limitations of LTL pay pay τ τ soda
More informationSymbolic Trajectory Evaluation (STE): Orna Grumberg Technion, Israel
Symbolic Trajectory Evaluation (STE): Automatic Refinement and Vacuity Detection Orna Grumberg Technion, Israel Marktoberdort 2007 1 Agenda Model checking Symbolic Trajectory Evaluation Basic Concepts
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More informationLinear Temporal Logic and Büchi Automata
Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata
More informationLogics of Rational Agency Lecture 3
Logics of Rational Agency Lecture 3 Eric Pacuit Tilburg Institute for Logic and Philosophy of Science Tilburg Univeristy ai.stanford.edu/~epacuit July 29, 2009 Eric Pacuit: LORI, Lecture 3 1 Plan for the
More informationAutomata-Theoretic Model Checking of Reactive Systems
Automata-Theoretic Model Checking of Reactive Systems Radu Iosif Verimag/CNRS (Grenoble, France) Thanks to Tom Henzinger (IST, Austria), Barbara Jobstmann (CNRS, Grenoble) and Doron Peled (Bar-Ilan University,
More informationModel Checking: An Introduction
Model Checking: An Introduction Meeting 3, CSCI 5535, Spring 2013 Announcements Homework 0 ( Preliminaries ) out, due Friday Saturday This Week Dive into research motivating CSCI 5535 Next Week Begin foundations
More informationGenerating Linear Temporal Logic Formulas for Pattern-Based Specifications
Generating Linear Temporal Logic Formulas for Pattern-Based Specifications Salamah Salamah, Vladik Kreinovich, and Ann Q. Gates Dept. of Computer Science, University of Texas at El Paso El Paso, TX 79968,
More informationLTL and CTL. Lecture Notes by Dhananjay Raju
LTL and CTL Lecture Notes by Dhananjay Raju draju@cs.utexas.edu 1 Linear Temporal Logic: LTL Temporal logics are a convenient way to formalise and verify properties of reactive systems. LTL is an infinite
More informationDatabase Theory VU , SS Complexity of Query Evaluation. Reinhard Pichler
Database Theory Database Theory VU 181.140, SS 2018 5. Complexity of Query Evaluation Reinhard Pichler Institut für Informationssysteme Arbeitsbereich DBAI Technische Universität Wien 17 April, 2018 Pichler
More informationFORMAL METHODS LECTURE III: LINEAR TEMPORAL LOGIC
Alessandro Artale (FM First Semester 2007/2008) p. 1/39 FORMAL METHODS LECTURE III: LINEAR TEMPORAL LOGIC Alessandro Artale Faculty of Computer Science Free University of Bolzano artale@inf.unibz.it http://www.inf.unibz.it/
More informationThe theory of regular cost functions.
The theory of regular cost functions. Denis Kuperberg PhD under supervision of Thomas Colcombet Hebrew University of Jerusalem ERC Workshop on Quantitative Formal Methods Jerusalem, 10-05-2013 1 / 30 Introduction
More informationLinear Temporal Logic (LTL)
Linear Temporal Logic (LTL) Grammar of well formed formulae (wff) φ φ ::= p (Atomic formula: p AP) φ (Negation) φ 1 φ 2 (Disjunction) Xφ (successor) Fφ (sometimes) Gφ (always) [φ 1 U φ 2 ] (Until) Details
More informationCIS 842: Specification and Verification of Reactive Systems. Lecture Specifications: Specification Patterns
CIS 842: Specification and Verification of Reactive Systems Lecture Specifications: Specification Patterns Copyright 2001-2002, Matt Dwyer, John Hatcliff, Robby. The syllabus and all lectures for this
More informationClassical Verification of Quantum Computations
Classical Verification of Quantum Computations Urmila Mahadev UC Berkeley September 12, 2018 Classical versus Quantum Computers Can a classical computer verify a quantum computation? Classical output (decision
More informationComputer Science and Logic A Match Made in Heaven
A Match Made in Heaven Luca Aceto Reykjavik University Reykjavik, 3 April 2009 Thanks to Moshe Vardi from whom I have drawn inspiration (read stolen ideas ) for this presentation. Why This Talk Today?
More informationDeciding Safety and Liveness in TPTL
Deciding Safety and Liveness in TPTL David Basin a, Carlos Cotrini Jiménez a,, Felix Klaedtke b,1, Eugen Zălinescu a a Institute of Information Security, ETH Zurich, Switzerland b NEC Europe Ltd., Heidelberg,
More informationNotes on BAN Logic CSG 399. March 7, 2006
Notes on BAN Logic CSG 399 March 7, 2006 The wide-mouthed frog protocol, in a slightly different form, with only the first two messages, and time stamps: A S : A, {T a, B, K ab } Kas S B : {T s, A, K ab
More informationMODEL CHECKING. Arie Gurfinkel
1 MODEL CHECKING Arie Gurfinkel 2 Overview Kripke structures as models of computation CTL, LTL and property patterns CTL model-checking and counterexample generation State of the Art Model-Checkers 3 SW/HW
More informationMotivation Framework Proposed theory Summary
A Compositional Theory for Observational Equivalence Checking of Hardware Presenter : Authors : Daher Kaiss Zurab Khasidashvili Daher Kaiss Doron Bustan Formal Technology and Logic Group Core Cad Technologies
More informationFORMAL METHODS LECTURE IV: COMPUTATION TREE LOGIC (CTL)
Alessandro Artale (FM First Semester 2007/2008) p. 1/37 FORMAL METHODS LECTURE IV: COMPUTATION TREE LOGIC (CTL) Alessandro Artale Faculty of Computer Science Free University of Bolzano artale@inf.unibz.it
More informationRevising Specifications with CTL Properties using Bounded Model Checking
Revising Specifications with CTL Properties using Bounded Model Checking No Author Given No Institute Given Abstract. During the process of software development, it is very common that inconsistencies
More informationMetric Propositional Neighborhood Logics
Metric Propositional Neighborhood Logics D. Bresolin, D. Della Monica, V. Goranko, A. Montanari, and G. Sciavicco University of Murcia guido@um.es Please notice: these slides have been mostly produced
More informationModel for reactive systems/software
Temporal Logics CS 5219 Abhik Roychoudhury National University of Singapore The big picture Software/ Sys. to be built (Dream) Properties to Satisfy (caution) Today s lecture System Model (Rough Idea)
More information