Logic level TOPFET APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PINNING - SOT404 PIN CONFIGURATION SYMBOL

Size: px
Start display at page:

Download "Logic level TOPFET APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PINNING - SOT404 PIN CONFIGURATION SYMBOL"

Transcription

1 DESCRPTON QUCK REFERENCE DATA Monolithic temperature and SYMBOL PARAMETER MAX. UNT overload protected logic level power MOSFET in a 3 pin plastic surface V DS Continuous drain source voltage V mount envelope, intended as a D Continuous drain current 4 A general purpose switch for P D Total power dissipation 2 W automotive systems and other T j Continuous junction temperature C applications. R DS(ON) Drain-source on-state resistance 3 mω APPLCATONS V S = V General controller for driving lamps motors solenoids heaters FEATURES FUNCTONAL BLOCK DAGRAM Vertical power DMOS output stage Low on-state resistance Overload protection against over temperature Overload protection against short circuit load Latched overload protection reset by input V input level Low threshold voltage also allows V control Control of power MOSFET and supply of overload protection circuits derived from input ESD protection on input pin Overvoltage clamping for turn off of inductive loads NPUT RG LOGC AND PROTECTON O/V CLAMP DRAN POWER MOSFET SOURCE Fig.. Elements of the TOPFET. PNNNG - SOT44 PN CONFGURATON SYMBOL PN input DESCRPTON mb TOPFET D 2 drain 3 source mb drain 2 3 P S June 996 Rev.

2 LMTNG VALUES Limiting values in accordance with the Absolute Maximum Rating System (EC 34) SYMBOL PARAMETER CONDTONS MN. MAX. UNT V DSS Continuous off-state drain source V S = V - V voltage V S Continuous input voltage - 6 V D Continuous drain current T mb 2 C; V S = V - 4 A D Continuous drain current T mb C; V S = V - 28 A DRM Repetitive peak on-state drain current T mb 2 C; V S = V - 8 A P D Total power dissipation T mb 2 C - 2 W T stg Storage temperature - - C T j Continuous junction temperature 2 normal operation - C T sold Lead temperature during soldering - 2 C OVERLOAD PROTECTON LMTNG VALUES With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload. SYMBOL PARAMETER CONDTONS MN. MAX. UNT V SP Protection supply voltage 3 for valid protection 4 - V Over temperature protection V DDP(T) Protected drain source supply voltage V S = V - V Short circuit load protection V DDP(P) Protected drain source supply voltage 4 V S = V - 24 V P DSM nstantaneous overload dissipation T mb = 2 C - 2. kw OVERVOLTAGE CLAMPNG LMTNG VALUES At a drain source voltage above V the power MOSFET is actively turned on to clamp overvoltage transients. SYMBOL PARAMETER CONDTONS MN. MAX. UNT DROM Repetitive peak clamping current V S = V - 4 A E DSM Non-repetitive clamping energy T mb 2 C; DM = 2 A; - J V DD 2 V; inductive load E DRM Repetitive clamping energy T mb 8 C; DM = 6 A; - 8 mj V DD 2 V; f = 2 Hz ESD LMTNG VALUE SYMBOL PARAMETER CONDTONS MN. MAX. UNT V C Electrostatic discharge capacitor Human body model; - 2 kv voltage C = 2 pf; R =. kω Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy. 2 A higher T j is allowed as an overload condition but at the threshold T j(to) the over temperature trip operates to protect the switch. 3 The input voltage for which the overload protection circuits are functional. 4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed V DDP(P) maximum. For further information, refer to OVERLOAD PROTECTON CHARACTERSTCS. June Rev.

3 THERMAL CHARACTERSTCS Thermal resistance R th j-mb Junction to mounting base K/W R th j-a Junction to ambient minimum footprint FR4 PCB - - K/W STATC CHARACTERSTCS T mb = 2 C unless otherwise specified V (CL)DSS Drain-source clamping voltage V S = V; D = ma - - V V (CL)DSS Drain-source clamping voltage V S = V; DM = 4 A; t p 3 µs; V δ. DSS Zero input voltage drain current V DS = 2 V; V S = V -. µa DSS Zero input voltage drain current V DS = V; V S = V - 2 µa DSS Zero input voltage drain current V DS = 4 V; V S = V; T j = 2 C - µa R DS(ON) Drain-source on-state DM = 2 A; V S = V mω resistance t p 3 µs; δ. OVERLOAD PROTECTON CHARACTERSTCS TOPFET switches off when one of the overload thresholds is reached. t remains latched off until reset by the input. Short circuit load protection T mb = 2 C; L µh E DS(TO) Overload threshold energy V DD = 3 V; V S = V -. - J t d sc Response time V DD = 3 V; V S = V ms Over temperature protection T j(to) Threshold junction temperature V S = V; from D 2 A C NPUT CHARACTERSTCS T mb = 2 C unless otherwise specified. The supply for the logic and overload protection is taken from the input. V S(TO) nput threshold voltage V DS = V; D = ma.. 2. V S nput supply current V S = V; normal operation ma V SR Protection reset voltage V V SR Protection reset voltage T j = C. - - SL nput supply current V S = V; protection latched ma V (BR)S nput clamp voltage = ma V R G nput series resistance to gate of power MOSFET -. - kω The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for P DSM, which is always the case when V DS is less than V DSP maximum. Refer to OVERLOAD PROTECTON LMTNG VALUES. 2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum D ensures this condition. 3 The input voltage below which the overload protection circuits will be reset. June Rev.

4 TRANSFER CHARACTERSTCS T mb = 2 C g fs Forward transconductance V DS = V; DM = 2 A t p 3 µs; δ S D(SC) Drain current V DS = 3 V; V S = V A SWTCHNG CHARACTERSTCS T mb = 2 C. R = Ω. Refer to waveform figures and test circuits. t d on Turn-on delay time V DD = 3 V; V S = V µs t r Rise time resistive load R L =. Ω µs t d off Turn-off delay time V DD = 3 V; V S = V µs t f Fall time resistive load R L =. Ω µs t d on Turn-on delay time V DD = 3 V; V S = V µs t r Rise time inductive load DM = A µs t d off Turn-off delay time V DD = 3 V; V S = V µs t f Fall time inductive load DM = A µs REVERSE DODE LMTNG VALUE SYMBOL PARAMETER CONDTONS MN. MAX. UNT S Continuous forward current T mb 2 C; V S = V - A REVERSE DODE CHARACTERSTCS T mb = 2 C V SDS Forward voltage S = A; V S = V; t p = 3 µs -.. V t rr Reverse recovery time not applicable ENVELOPE CHARACTERSTCS L d nternal drain inductance Measured from upper edge of tab nh to centre of die L s nternal source inductance Measured from source lead nh soldering point to source bond pad During overload before short circuit load protection operates. 2 The reverse diode of this type is not intended for applications requiring fast reverse recovery. June Rev.

5 PD% Normalised Power Derating Tmb / C Fig.2. Normalised limiting power dissipation. P D % = P D /P D (2 C) = f(t mb ).. Zth / (K/W) D = tp D = T T t. E-7 E- E-3 E- E+ t / s Fig.. Transient thermal impedance. Z th j-mb = f(t); parameter D = t p /T P D tp D% Normalised Current Derating Tmb / C Fig.3. Normalised continuous drain current. D % = D / D (2 C) = f(t mb ); conditions: V S = V = Fig.6. Typical output characteristics, T j = 2 C. D = f(v DS ); parameter V S ; t p = 2 µs & t p < t d sc D & DM / A RDS(ON) = VDS/D Overload protection characteristics not shown DC tp = us us ms ms ms Fig.4. Safe operating area. T mb = 2 C D & DM = f(v DS ); DM single pulse; parameter t p = Fig.7. Typical on-state characteristics, T j = 2 C. D = f(v DS ); parameter V S ; t p = 2 µs June 996 Rev.

6 RDS(ON) / mohm a Normalised RDS(ON) = f(tj). = Fig.8. Typical on-state resistance, T j = 2 C. R DS(ON) = f( D ); parameter V S ; t p = 2 µs Tj / C Fig.. Normalised drain-source on-state resistance. a = R DS(ON) /R DS(ON) 2 C = f(t j ); D = 2 A; V S = V td sc / ms 8 6 PDSM Fig.9. Typical transfer characteristics, T j = 2 C. D = f(v S ) ; conditions: V DS = V; t p = 2 µs.. PDS / kw Fig.2. Typical overload protection characteristics. t d sc = f(p DS ); conditions: V S 4 V; T j = 2 C. 3 gfs / S 2 PDSM% Tmb / C Fig.. Typical transconductance, T j = 2 C. g fs = f( D ); conditions: V DS = V; t p = 2 µs Fig.3. Normalised limiting overload dissipation. P DSM % = P DSM /P DSM (2 C) = f(t mb ) June Rev.

7 . Energy & Time S / ua Energy / J Time / ms 2 Tj(TO) Tmb / C Fig.4. Typical overload protection characteristics. Conditions: V DD = 3 V; V S = V; SC load = 3 mω Fig.7. Typical DC input characteristics, T j = 2 C. S = f(v S ); normal operation S / ma 4 4 PROTECTON LATCHED 3 typ. 3 RESET 2 2 NORMAL 6 7 Fig.. Typical clamping characteristics, 2 C. D = f(v DS ); conditions: V S = V; t p µs Fig.8. Typical DC input characteristics, T j = 2 C. SL = f(v S ); overload protection operated D = A VS(TO) / V 2 S / A 2 max. typ. min Tj / C Fig.6. nput threshold voltage. V S(TO) = f(t j ); conditions: D = ma; V DS = V VSD / V Fig.9. Typical reverse diode current, T j = 2 C. S = f(v SDS ); conditions: V S = V; t p = 2 µs June Rev.

8 VDD VDD = VCL RL LD t p : adjust for correct D TOPFET D TOPFET D R VS D.U.T. S D measure V R Fig.2. Test circuit for resistive load switching times. P R VS D.U.T. S D measure V R Fig.23. Test circuit for inductive load switching times. P RESSTVE TURN-ON 9% NDUCTVE TURN-ON 9% td on tr td on tr % % % % 2 Time / us Fig.2. Typical switching waveforms, resistive load. V DD = 3 V; R L =. Ω; R = Ω, T j = 2 C. 2 Time / us Fig.24. Typical switching waveforms, inductive load. V DD = 3 V; D = A; R = Ω, T j = 2 C. RESSTVE TURN-OFF td off 9% NDUCTVE TURN-OFF td off 9% tf 9% tf 9% % % 2 Time / us Fig.22. Typical switching waveforms, resistive load. V DD = 3 V; R L =. Ω; R = Ω, T j = 2 C. - 2 Time / us Fig.2. Typical switching waveforms, inductive load. V DD = 3 V; D = A; R = Ω, T j = 2 C. June Rev.

9 EDSM% Tmb / C Fig.26. Normalised limiting clamping energy. E DSM % = f(t mb ); conditions: D = 2 A; V S = V.. iso normalised to 2 C Tj / C Fig.29. Normalised input current (normal operation). S / S 2 C = f(t j ); V S = V VDS D V(CL)DSS VDD L + VDD. isl normalised to 2 C VS TOPFET P D VDS D.U.T. - -D/ RS Schottky S R shunt Fig.27. Clamping energy test circuit, R S = Ω. E DSM =. L 2 D V (CL)DSS /(V (CL)DSS V DD ) Tj / C Fig.3. Normalised input current (protection latched). SL / SL 2 C = f(t j ); V S = V ma dss ua ua typ. ua na Tj / C Fig.28. Typical off-state leakage current. DSS = f(t j ); Conditions: V DS = 4 V; S = V. June Rev.

10 MECHANCAL DATA Dimensions in mm Net Mass:.4 g.3 max 4. max.4 max max.4 2. Notes. Epoxy meets UL94 V at /8". 2.4 (x2) MOUNTNG NSTRUCTONS.8 max (x2) Fig.3. SOT44 : centre pin connected to mounting base.. Dimensions in mm Fig.32. SOT44 : minimum pad sizes for surface mounting. Notes. Plastic meets UL94 V at /8". June 996 Rev.

11 DEFNTONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications. Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (EC 34). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. Philips Electronics N.V. 996 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LFE SUPPORT APPLCATONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. June 996 Rev.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and

More information

PINNING - SOT404 PIN CONFIGURATION SYMBOL

PINNING - SOT404 PIN CONFIGURATION SYMBOL GENERAL DESCRIPTION QUICK REFERENCE DATA N-channel enhancement mode SYMBOL PARAMETER MAX. UNIT standard level field-effect power transistor in a plastic envelope V DS Drain-source voltage 55 V suitable

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab BUK958-55 GENERAL DESCRIPTION QUICK REFERENCE DATA N-channel enhancement mode logic SYMBOL PARAMETER MAX. UNIT level field-effect power transistor in a plastic envelope using trench V DS Drain-source voltage

More information

SMD version of BUK125-50L

SMD version of BUK125-50L DESCRIPTION QUICK REFERENCE DATA Monolithic logic level protected SYMBOL PARAMETER MAX. UNIT power MOSFET using TOPFET2 technology assembled in a 5 pin surface mounting plastic package. V DS I D Continuous

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab BUK755-3A GENERAL DESCRIPTION QUICK REFERENCE DATA N-channel enhancement mode SYMBOL PARAMETER MAX. UNIT standard level field-effect power transistor in a plastic envelope using V DS Drain-source voltage

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab GENERAL DESCRIPTION QUICK REFERENCE DATA N-channel enhancement mode logic SYMBOL PARAMETER MAX. UNIT level field-effect power transistor in a plastic envelope using trench V DS Drain-source voltage 55

More information

N-channel TrenchMOS transistor

N-channel TrenchMOS transistor PSMN2-5W FEATURES SYMBOL QUICK REFERENCE DATA Trench technology Very low on-state resistance Fast switching Low thermal resistance g d s V DSS = 5 V I D = 73 A R DS(ON) 2 mω GENERAL DESCRIPTION PINNING

More information

FEATURES SYMBOL QUICK REFERENCE DATA

FEATURES SYMBOL QUICK REFERENCE DATA FEATURES SYMBOL QUICK REFERENCE DATA Trench technology Low on-state resistance Fast switching Low thermal resistance g d s V DSS = V I D = 8 A R DS(ON) 9 mω GENERAL DESCRIPTION N-channel enhancement mode

More information

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching PHP37N6LT, PHB37N6LT, PHD37N6LT FEATURES SYMBOL QUICK REFERENCE DATA Trench technology d V DSS = 55 V Very low on-state resistance Fast switching I D = 37 A Stable off-state characteristics High thermal

More information

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PINNING - SOT223 PIN CONFIGURATION SYMBOL BUK78-55 GENERAL DESCRIPTION QUICK REFERENCE DATA N-channel enhancement mode logic SYMBOL PARAMETER MAX. UNIT level field-effect power transistor in a plastic envelope suitable for surface V DS Drain-source

More information

TOPFET high side switch

TOPFET high side switch DESCRIPTION QUICK REFERENCE DATA Monolithic temperature and SYMBOL PARAMETER MIN. UNIT overload protected power switch based on MOSFET technology in a I L Nominal load current (ISO) 9 A pin plastic envelope,

More information

FEATURES SYMBOL QUICK REFERENCE DATA

FEATURES SYMBOL QUICK REFERENCE DATA FEATURES SYMBOL QUICK REFERENCE DATA Trench technology Low on-state resistance Fast switching d g s V DSS = 2 V I D = 7.6 A R DS(ON) 23 mω GENERAL DESCRIPTION N-channel enhancement mode field-effect power

More information

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab GENERAL DESCRPTON QUCK REFERENCE DATA Glass passivated high efficiency SYMBOL PARAMETER MAX. MAX. MAX. UNT rugged dual rectifier diodes in a plastic envelope, featuring low BYV72E- 2 forward voltage drop,

More information

PowerMOS transistor PINNING - SOT428 PIN CONFIGURATION SYMBOL. tab

PowerMOS transistor PINNING - SOT428 PIN CONFIGURATION SYMBOL. tab PHDE GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. UNIT fieldeffect power transistor in a plastic envelope suitable for surface V DS Drainsource voltage 6 V mounting

More information

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

TO220AB & SOT404 PIN CONFIGURATION SYMBOL BUK754-55A BUK764-55A GENERAL DESCRIPTION QUICK REFERENCE DATA N-channel enhancement mode SYMBOL PARAMETER MAX. UNIT standard level field-effect power transistor in a plastic envelope V DS Drain-source

More information

P-channel enhancement mode MOS transistor

P-channel enhancement mode MOS transistor FEATURES SYMBOL QUICK REFERENCE DATA Very low threshold voltage s V DS = 2 V Fast switching Logic level compatible I D =.2 A Subminiature surface mount g package R DS(ON). Ω (V GS =. V) GENERAL DESCRIPTION

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. MAX. UNIT fieldeffect power transistor in a plastic envelope. BUK455 A B The device is intended for use in V DS

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL BUK4552A/B GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. MAX. UNIT fieldeffect power transistor in a plastic envelope. BUK455 2A 2B The device is intended for

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL BUK536A/B GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. MAX. UNIT fieldeffect power transistor in a plastic envelope. BUK53 6A 6B The device is intended for use

More information

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PINNING - SOT223 PIN CONFIGURATION SYMBOL BUK86A GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. UNIT logic level fieldeffect power transistor in a plastic envelope V DS Drainsource voltage 6 V suitable

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL BUK442A/B GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. UNIT fieldeffect power transistor in a plastic envelope suitable for use in surface V DS Drainsource voltage

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. MAX. UNIT fieldeffect power transistor in a plastic envelope. BUK456 A B The device is intended for use in V DS

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On February the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS

More information

Insulated Gate Bipolar Transistor (IGBT)

Insulated Gate Bipolar Transistor (IGBT) BUK856-8A GENERAL DESCRIPTION QUICK REFERENCE DATA Fast-switching N-channel insulated SYMBOL PARAMETER MAX. UNIT gate bipolar power transistor in a plastic envelope. V CE Collector-emitter voltage 8 V

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

PINNING - SOT186A PIN CONFIGURATION SYMBOL. case

PINNING - SOT186A PIN CONFIGURATION SYMBOL. case GENERAL DESCRPTON QUCK REFERENCE DATA Glass passivated dual epitaxial SYMBOL PARAMETER MAX. MAX. MAX. UNT rectifier diodes in a full pack plastic envelope, featuring low forward BYQ28X- 00 50 200 voltage

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated high efficiency SYMBOL PARAMETER MAX. MAX. MAX. UNIT rugged dual rectifier diodes in a plastic envelope, featuring low BYV32E- 0 200 forward voltage

More information

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1. M3D3 Rev. 1 29 January 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using Philips General-Purpose Automotive TrenchMOS

More information

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab GENERAL DESCRIPTION QUICK REFERENCE DATA Dual, low leakage, platinum barrier, SYMBOL PARAMETER MAX. MAX. MAX. UNIT schottky rectifier diodes in a plastic envelope featuring low forward PBYR3-35PT 4PT 45PT

More information

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated high efficiency SYMBOL PARAMETER MAX. MAX. MAX. UNIT rectifier diodes in a plastic envelope, featuring low forward voltage drop, BYV79-0 50 200

More information

FEATURES SYMBOL QUICK REFERENCE DATA

FEATURES SYMBOL QUICK REFERENCE DATA FEAURES SYMBOL QUCK REFERENCE DAA Low forward volt drop Fast switching Soft recovery characteristic Reverse surge capability High thermal cycling performance Low thermal resistance a1 a2 1 3 k 2 V R =

More information

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated, high efficiency SYMBOL PARAMETER MAX. MAX. MAX. UNIT rectifier diodes in a plastic envelope featuring low forward voltage drop, BYV34 300 400

More information

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1. M3D3 Rev. 1 16 June 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Logic level threshold

More information

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET Rev. 4 4 September 22 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS technology. Product availability: PHP55N3LTA in a SOT78 (TO-22AB)

More information

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1. Rev. 1 12 May 24 Product data 1. Product profile 1.1 Description Logic level N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Logic level

More information

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab BY359-15 GENERAL DESCRIPTION QUICK REFERENCE DATA Glass-passivated double diffused SYMBOL PARAMETER MAX. UNIT rectifier diode in a plastic envelope featuring low forward voltage drop, V RRM Repetitive

More information

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab -5 GENERAL DESCRIPTION QUICK REFERENCE DATA Glass-passivated double diffused SYMBOL PARAMETER MAX. UNIT rectifier diode in a plastic envelope, featuring fast forward recovery and V RRM Repetitive peak

More information

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET Rev. 3 2 October 22 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS technology. Product availability: PHP45N3LTA in SOT78 (TO-22AB)

More information

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1. M3D35 Rev. 2 7 February 24 Product data. Product profile. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology..2 Features Low gate charge Low

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75) M3D73 Rev. 3 March 24 Product data. Product profile. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology..2 Features Surface mounted package Low

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET M3D315 Rev. 3 23 January 24 Product data 1. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 2. Features Low on-state resistance Fast switching

More information

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching. M3D88 Rev. 2 19 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in

More information

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1. M3D87 Rev. 2 3 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT223.

More information

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1. M3D88 Rev. 1 5 August 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT23.

More information

PINNING - SOT186 PIN CONFIGURATION SYMBOL

PINNING - SOT186 PIN CONFIGURATION SYMBOL GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated, high efficiency, SYMBOL PARAMETER MAX. MAX. MAX. UNIT dual, rectifier diodes in a full pack, plastic envelope, featuring low BYV32F- 0 50 200

More information

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB). Rev. 1 9 August 22 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS technology, featuring very low on-state

More information

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET M3D32 Rev. 1 13 November 22 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS technology. Product availability: in SOT457 (TSOP6). 2.

More information

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1. M3D88 Rev. 2 24 June 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features TrenchMOS technology

More information

TrenchMOS ultra low level FET

TrenchMOS ultra low level FET M3D32 Rev. 1 27 September 22 Product data 1. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT457 (TSOP6). 2.

More information

PHP7NQ60E; PHX7NQ60E

PHP7NQ60E; PHX7NQ60E Rev. 1 2 August 22 Product data 1. Description N-channel, enhancement mode field-effect power transistor. Product availability: PHP7NQ6E in TO-22AB (SOT78) PHX7NQ6E in isolated TO-22AB. 2. Features Very

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and

More information

PINNING - SOT199 PIN CONFIGURATION SYMBOL. case a1

PINNING - SOT199 PIN CONFIGURATION SYMBOL. case a1 GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated, high efficiency, SYMBOL PARAMETER MAX. MAX. MAX. UNIT dual, rectifier diodes in a full pack, plastic envelope, featuring low BYV72F 5 2 forward

More information

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK). Rev. 1 26 April 22 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS technology. Product availability: PSMN4-6P in SOT78 (TO-22AB) PSMN4-6B

More information

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package. M3D88 Rev. 2 2 November 21 Product data 1. Description in a plastic package using TrenchMOS 1 technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Logic level

More information

PSMN002-25P; PSMN002-25B

PSMN002-25P; PSMN002-25B PSMN2-25P; PSMN2-25B Rev. 1 22 October 21 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS 1 technology. Product availability: PSMN2-25P

More information

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1. Rev. 3 28 April 26 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology..2 Features Logic level

More information

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1. Rev. 1 17 November 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features

More information

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1. Rev. 2 24 March 25 Product data sheet 1. Product profile 1.1 General description Dual N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features

More information

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK). PHP/PHD355E Rev. 6 25 March 22 Product data 1. Description N-channel standard level field-effect power transistor in a plastic package using TrenchMOS 1 technology. Product availability: PHP355E in SOT78

More information

BUK71/ AIE. TrenchPLUS standard level FET

BUK71/ AIE. TrenchPLUS standard level FET Rev. 2 24 October 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS technology, featuring very low on-state

More information

PHM21NQ15T. TrenchMOS standard level FET

PHM21NQ15T. TrenchMOS standard level FET M3D879 Rev. 2 11 September 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features SOT96 (SO8)

More information

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor M3D3 Rev. 4 August Product data. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT48 (D-PAK).. Features Fast switching

More information

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1. Rev. 1 28 September 24 Product data sheet 1. Product profile 1.1 General description P-channel enhancement mode field effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Low

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

Silicon Diffused Darlington Power Transistor

Silicon Diffused Darlington Power Transistor GENERAL DESCRIPTION Highvoltage, monolithic npn power Darlington transistor in a SOT93 envelope intended for use in car ignition systems, DC and AC motor controls, solenoid drivers, etc. QUICK REFERENCE

More information

PINNING - SOD100 PIN CONFIGURATION SYMBOL. case

PINNING - SOD100 PIN CONFIGURATION SYMBOL. case F-15 GENERAL DESCRIPTION QUICK REFERENCE DATA Glass-passivated double diffused SYMBOL PARAMETER MAX. UNIT rectifier diode in a full pack plastic envelope, featuring fast forward V RRM Repetitive peak reverse

More information

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB). Rev. 1 12 August 22 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS technology, featuring very low on-state

More information

Silicon Diffused Power Transistor

Silicon Diffused Power Transistor GENERAL DESCRIPTION High voltage, high-speed switching npn transistors in a fully isolated SOT99 envelope, primarily for use in horizontal deflection circuits of colour television receivers. QUICK REFERENCE

More information

FEATURES SYMBOL QUICK REFERENCE DATA GENERAL DESCRIPTION PINNING SOD59 (TO220AC)

FEATURES SYMBOL QUICK REFERENCE DATA GENERAL DESCRIPTION PINNING SOD59 (TO220AC) FEAURES SYMBOL QUICK REFERENCE DAA Low forward volt drop Fast switching Soft recovery characteristic High thermal cycling performance Low thermal resistance k a 2 V R = 300 V/ 400 V/ 500 V V F.03 V I F(AV)

More information

BUK B. N-channel TrenchMOS standard level FET

BUK B. N-channel TrenchMOS standard level FET Rev. 4 24 September 28 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and

More information

BUK B. N-channel TrenchMOS logic level FET

BUK B. N-channel TrenchMOS logic level FET Rev. 2 6 May 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17 DISCRETE SEMICONDUCTORS DATA SHEET age M3D6 Supersedes data of 997 Jun 7 2 Dec FEATURES PINNING - TO-92 variant Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown. APPLICATIONS

More information

Silicon Diffused Power Transistor

Silicon Diffused Power Transistor PHE139 GENERAL DESCRIPTION The PHE139 is a silicon npn power switching transistor in the TO22AB envelope intended for use in high frequency electronic lighting ballast applications, converters, inverters,

More information

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G) Rev. 1 3 August 27 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using Nexperia High-Performance Automotive

More information

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20 DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D19 Supersedes data of 1997 Jun 2 22 May 22 FEATURES Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown. APPLICATIONS Line

More information

BUK A. N-channel TrenchMOS standard level FET

BUK A. N-channel TrenchMOS standard level FET Rev. 2 31 July 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package. Rev. 02 14 July 2005 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD)

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor M3D88 Rev. 25 August 2 Product specification. Description in a plastic package using TrenchMOS technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Logic level

More information

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1997 Jun 23 22 Feb 19 FEATURES Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown Low R DSon. APPLICATIONS

More information

60 V, 0.3 A N-channel Trench MOSFET

60 V, 0.3 A N-channel Trench MOSFET Rev. 01 11 September 2009 Product data sheet 1. Product profile 1.1 General description ESD protected N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT2 (TO-26AB) Surface-Mounted

More information

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses Rev. 2 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in TO22 package qualified to 175 C. This product is designed and qualified for use in a wide

More information

BF545A; BF545B; BF545C

BF545A; BF545B; BF545C Rev. 3 5 August 24 Product data sheet. Product profile. General description N-channel symmetrical silicon junction field-effect transistors in a SOT23 package. CAUTION This device is sensitive to electrostatic

More information

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET Rev. 1 23 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses Rev. 1 16 June 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel MOSFET in TO22 package qualified to 175 C. This product is designed and qualified for use in a wide

More information

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1. Rev. 2 8 June 26 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2

More information

N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET Rev. 2 27 November 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK Rev. 2 25 June 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel MOSFET in LFPAK package qualified to 15 C. This product is designed and qualified for use in a wide

More information

DATA SHEET. PBSS4480X 80 V, 4 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2004 Aug 5

DATA SHEET. PBSS4480X 80 V, 4 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2004 Aug 5 DISCRETE SEMICONDUCTORS DATA SHEET ook, halfpage M3D09 Supersedes data of 2004 Aug 5 2004 Oct 25 FEATURES High h FE and low V CEsat at high current operation High collector current capability: I C maximum

More information

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20 DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D32 PBSS424DPN 4 V low V CEsat NPN/PNP transistor 23 Feb 2 FEATURES Low collector-emitter saturation voltage V CEsat High collector current capability

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 2 3 November 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information