Low Capacitance, Low Charge Injection, ±15 V/+12 V icmos Quad SPST Switches ADG1212-EP

Similar documents
LC 2 MOS Precision Analog Switch in MSOP ADG419-EP

1 pc Charge Injection, 100 pa Leakage, CMOS 5 V/+5 V/+3 V Quad SPST Switches ADG611/ADG612/ADG613

Low Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time ADG774A

High Voltage, Latch-Up Proof, 4-Channel Multiplexer ADG5204

CMOS ±5 V/+5 V/+3 V Triple SPDT Switch ADG633

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

onlinecomponents.com

CMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

AG726/AG732 SPECIFICATIONS ( = V %, = V, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SW

Improved, Dual, High-Speed Analog Switches

Quad SPST CMOS Analog Switch

Low Voltage 2-1 Mux, Level Translator ADG3232

Low-Voltage Single SPDT Analog Switch

DG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

DG2707. High Speed, Low Voltage, 3, Differential 4:1 CMOS Analog Multiplexer/Switch. Vishay Siliconix FEATURES DESCRIPTION APPLICATIONS

I2 C Compatible Digital Potentiometers AD5241/AD5242

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

Low-Voltage Single SPDT Analog Switch

PS381/PS383/PS385. Precision, 17V Analog Switches. Features. Applications. Functional Diagrams, Pin Configurations, and Truth Tables

Quad SPST CMOS Analog Switches

IN1 IN2 DG412 GND IN3 IN4 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

IRFD A, 100V, Ohm, N-Channel Power MOSFET. Features. Ordering Information. Symbol. Packaging. Data Sheet July File Number 2315.

LOW HIGH OFF ON. Maxim Integrated Products 1

Improved, SPST/SPDT Analog Switches

2Ω, Quad, SPST, CMOS Analog Switches

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers

BCT4223 Low-Voltage, 0.4Ω Dual-SPDT Analog Switch

Powered-off Protection, 1, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers

SGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch

8-Ch/Dual 4-Ch High-Performance CMOS Analog Multiplexers

COM COM GND MAX4644 OFF OFF

Features. Functional Diagrams, Pin Configurations, and Truth Tables

Quad SPST CMOS Analog Switches

Powered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

SGM48753 CMOS Analog Switch

P-Channel 30-V (D-S) MOSFET

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers

P-Channel 60-V (D-S) MOSFET

Precision, 16-Channel/Dual 8-Channel, Low-Voltage, CMOS Analog Multiplexers

P-Channel 30-V (D-S) MOSFET

P-Channel 150-V (D-S) MOSFET

N-Channel 30-V (D-S) MOSFET

P-Channel 30-V (D-S) MOSFET

P-Channel 2.5 V (G-S) MOSFET

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

N-Channel 200-V (D-S) MOSFET

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

Precision CMOS Analog Switches

Low-Power, High-Speed CMOS Analog Switches

N-Channel 60 V (D-S) MOSFET

Low-Leakage, CMOS Analog Multiplexers

P-Channel 30 V (D-S) MOSFET

P-Channel 20 V (D-S) MOSFET

P-Channel 30 V (D-S) MOSFET

Improved Quad CMOS Analog Switches

P-Channel 30-V (D-S) MOSFET

N-Channel 30-V (D-S) MOSFET

N-Channel 20-V (D-S) Fast Switching MOSFET

N-Channel 20-V (D-S) MOSFET

P-Channel 30-V (D-S) MOSFET

N-Channel 30-V (D-S) MOSFET

N-Channel 30 V (D-S) MOSFET

N-Channel 100-V (D-S) MOSFET

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

N-Channel 40-V (D-S) MOSFET

Description. For Fairchild s definition of Eco Status, please visit:

3.2, Fast Switching Speed, +12 V / +5 V / +3 V / ± 5 V, 4- / 8-Channel Analog Multiplexers

High Speed Quad SPST CMOS Analog Switch

N-Channel 200-V (D-S) MOSFET

P-Channel 30-V (D-S) MOSFET

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

N-Channel 40-V (D-S) MOSFET

N-Channel 60 V (D-S) MOSFET

N-Channel 150 V (D-S) MOSFET

N-Channel 250 V (D-S) MOSFET

Monolithic CMOS Analog Multiplexers

P-Channel 20 V (D-S) MOSFET

AOZ6115 High Performance, Low R ON, SPST Analog Switch

N-Channel 30-V (D-S) MOSFET

N-Channel 25 V (D-S) MOSFET

N-Channel 40-V (D-S) MOSFET

TC74VHCT573AF,TC74VHCT573AFW,TC74VHCT573AFT

N-Channel 30-V (D-S) MOSFET

IRF9530, RF1S9530SM. 12A, 100V, Ohm, P-Channel Power MOSFETs. Features. Ordering Information. Symbol. Packaging

N-Channel 8 V (D-S) MOSFET

Low-Power, High-Speed CMOS Analog Switches

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

P-Channel 30 V (D-S) MOSFET

P-Channel 20 V (D-S) MOSFET

Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs

FEATURES BENEFITS APPLICATIONS

3.5Ω (max) at +3V PART. MAX4733EUA -40 C to +85 C 8 µmax MAX4732. Pin Configurations/Functional Diagrams/Truth Tables TOP VIEW (BUMPS ON BOTTOM) NC1

AOZ Ω Low-Voltage Dual-DPDT Analog Switch

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)

P-Channel 100 V (D-S) MOSFET

AOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch

Transcription:

Enhanced Product Low Capacitance, Low Charge Injection, ±15 V/+12 V icmo Quad PT witches FEATURE 1 pf off capacitance 2.6 pf on capacitance <1 pc charge injection 33 V supply range 12 Ω on resistance Fully specified at ±15 V, +12 V No VL supply required 3 V logic-compatible inputs Rail-to-rail operation 16-lead TOP Typical power consumption: <.3 μw ENHANCE PROUCT FEATURE upports defense and aerospace applications (AQEC standard) Military temperature range: 55 C to +125 C Controlled manufacturing baseline 1 assembly/test site 1 fabrication site Product change notification Qualification data available on request APPLICATION Automatic test equipment ata acquisition systems Battery-powered systems ample-and-hold systems Audio signal routing Video signal routing Communication systems GENERAL ECRIPTION The is a monolithic complementary metal-oxide semiconductor (CMO) device containing four independently selectable switches designed on an icmo (industrial CMO) process. icmo is a modular manufacturing process combining high voltage CMO and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMO processes, icmo components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size. FUNCTIONAL BLOCK IAGRAM IN1 IN2 IN3 IN4 1 1 2 2 3 3 4 4 NOTE 1. WITCHE HOWN ARE FOR LOGIC 1 INPUT. Figure 1. The ultralow capacitance and charge injection of this switch makes it an ideal solution for data acquisition and sample-andhold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth makes the part suitable for video signal switching. icmo construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments. The contains four independent single-pole/ single-throw (PT) switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Additional application and technical information can be found in the AG1212 data sheet. PROUCT HIGHLIGHT 1. Ultralow capacitance. 2. <1 pc charge injection. 3. 3 V logic compatible digital inputs: VIH = 2. V, VIL =.8 V. 4. No VL logic power supply required. 5. Ultralow power dissipation: <.3 μw. 6. 16-lead TOP package. 112-1 Rev. B ocument Feedback Information furnished by Analog evices is believed to be accurate and reliable. However, no responsibility is assumed by Analog evices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. pecifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog evices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 916, Norwood, MA 262-916, U..A. Tel: 781.329.47 211 218 Analog evices, Inc. All rights reserved. Technical upport www.analog.com

TABLE OF CONTENT Features... 1 Enhanced Product Features... 1 Applications... 1 General escription... 1 Functional Block iagram... 1 Product Highlights... 1 Revision History... 2 pecifications... 3 ual upply... 3 Enhanced Product ingle upply...4 Absolute Maximum Ratings...5 E Caution...5 Pin Configuration and Function escriptions...6 Typical Performance Characteristics...7 Test Circuits...9 Outline imensions... 11 Ordering Guide... 11 REVIION HITORY 5/218 Rev. A to Rev. B Change to Enhanced Product Features ection... 1 Changes to Ordering Guide... 11 7/212 Rev. to Rev. A Changed Operating Temperature Range from 4 C to +125 C to 55 C to +125 C; Table 3... 5 11/211 Revision : Initial Version Rev. B Page 2 of 12

Enhanced Product PECIFICATION UAL UPPLY V = 15 V ± 1%, V = 15 V ± 1%, GN = V, unless otherwise noted. Table 1. Parameter 25 C 4 C to +85 C 55 C to +125 C Unit Test Conditions/Comments ANALOG WITCH Analog ignal Range V to V V On Resistance (RON) 12 Ω typ V = ±1 V, I = 1 ma; see Figure 15 19 23 26 Ω max V = +13.5 V, V = 13.5 V On Resistance Match Between Channels ( RON) 2.5 Ω typ V = ±1 V, I = 1 ma 6 1 11 Ω max On Resistance Flatness (RFLAT(ON)) 2 Ω typ V = 5 V/ V/+5 V; I = 1 ma 57 72 79 Ω max LEAKAGE CURRENT V = +16.5 V, V = 16.5 V ource Off Leakage, I (Off ) ±.2 na typ V = ±1 V, V = ±1 V; see Figure 11 ±.1 ±.6 ±1 na max rain Off Leakage, I (Off ) ±.2 na typ V = ±1 V, V = ±1 V; see Figure 11 ±.1 ±.6 ±1 na max Channel On Leakage, I, I (On) ±.2 na typ V = V = ±1 V; see Figure 12 ±.1 ±.6 ±1 na max IGITAL INPUT Input High Voltage, VINH 2. V min Input Low Voltage, VINL.8 V max Input Current, IINL or IINH.5 µa typ VIN = VINL or VINH ±.1 µa max igital Input Capacitance, CIN 2.5 pf typ YNAMIC CHARACTERITIC 1 ton 65 ns typ RL = 3 Ω, CL = 35 pf 8 95 11 ns max V = 1 V; see Figure 18 toff 8 ns typ RL = 3 Ω, CL = 35 pf 1 115 135 ns max V = 1 V; see Figure 18 Charge Injection.3 pc typ V = V, R = Ω, CL = 1 nf; see Figure 19 Off Isolation 8 db typ RL = 5 Ω, CL = 5 pf, f = 1 MHz; see Figure 13 Channel-to-Channel Crosstalk 9 db typ RL = 5 Ω, CL = 5 pf, f = 1 MHz; see Figure 14 Total Harmonic istortion + Noise.15 % typ RL = 1 kω, 5 V rms, f = 2 Hz to 2 khz; see Figure 17 3 db Bandwidth 1 MHz typ RL = 5 Ω, CL = 5 pf; see Figure 16 C (Off ).9 pf typ V = V, f = 1 MHz 1.1 pf max V = V, f = 1 MHz C (Off ) 1 pf typ V = V, f = 1 MHz 1.2 pf max V = V, f = 1 MHz C, C (On) 2.6 pf typ V = V, f = 1 MHz 3 pf max V = V, f = 1 MHz POWER REQUIREMENT V = +16.5 V, V = 16.5 V I.1 µa typ igital inputs = V or V 1. µa max I 22 µa typ igital inputs = 5 V 42 µa max I.1 µa typ igital inputs = V or V 1. µa max I.1 µa typ igital inputs = 5 V 1. µa max 1 Guaranteed by design, not subject to production test. Rev. B Page 3 of 12

Enhanced Product INGLE UPPLY V = 12 V ± 1%, V = V, GN = V, unless otherwise noted. Table 2. Parameter 25 C 4 C to +85 C 55 C to +125 C Unit Test Conditions/Comments ANALOG WITCH Analog ignal Range V to V V On Resistance (RON) 3 Ω typ V = V to 1 V, I = 1 ma; see Figure 15 475 567 625 Ω max V = 1.8 V, V = V On Resistance Match Between Channels (ΔRON) 4.5 Ω typ V = V to 1 V, I = 1 ma 12 26 27 Ω max On Resistance Flatness (RFLAT(ON)) 6 Ω typ V = 3 V/6 V/9 V, I = 1 ma LEAKAGE CURRENT V = 13.2 V, V = V ource Off Leakage, I (Off ) ±.2 na typ V = 1 V/1 V, V = 1 V/1 V; see Figure 11 ±.1 ±.6 ±1 na max rain Off Leakage, I (Off ) ±.2 na typ V = 1 V/1 V, V = 1 V/1 V; see Figure 11 ±.1 ±.6 ±1 na max Channel On Leakage, I, I (On) ±.2 na typ V = V = 1 V or 1 V; see Figure 12 ±.1 ±.6 ±1 na max IGITAL INPUT Input High Voltage, VINH 2. V min Input Low Voltage, VINL.8 V max Input Current, IINL or IINH.1 µa typ VIN = VINL or VINH ±.1 µa max igital Input Capacitance, CIN 3 pf typ YNAMIC CHARACTERITIC 1 ton 8 ns typ RL = 3 Ω, CL = 35 pf 15 125 14 ns max V = 8 V; see Figure 18 toff 9 ns typ RL = 3 Ω, CL = 35 pf 115 14 165 ns max V = 8 V; see Figure 18 Charge Injection pc typ V = 6 V, R = Ω, CL = 1 nf; see Figure 19 Off Isolation 8 db typ RL = 5 Ω, CL = 5 pf, f = 1 MHz; see Figure 13 Channel-to-Channel Crosstalk 9 db typ RL = 5 Ω, CL = 5 pf, f = 1 MHz; see Figure 14 3 db Bandwidth 9 MHz typ RL = 5 Ω, CL = 5 pf; see Figure 16 C (Off ) 1.2 pf typ V = 6 V, f = 1 MHz 1.4 pf max V = 6 V, f = 1 MHz C (Off ) 1.3 pf typ V = 6 V, f = 1 MHz 1.5 pf max V = 6 V, f = 1 MHz C, C (On) 3.2 pf typ V = 6 V, f = 1 MHz 3.9 pf max V = 6 V, f = 1 MHz POWER REQUIREMENT V = 13.2 V I.1 µa typ igital inputs = V or V 1. µa max I 22 µa typ igital inputs = 5 V 42 µa max 1 Guaranteed by design, not subject to production test. Rev. B Page 4 of 12

Enhanced Product ABOLUTE MAXIMUM RATING TA = 25 C, unless otherwise noted. Table 3. Parameter V to V V to GN V to GN Analog Inputs 1 igital Inputs 1 Peak Current, or Rating 35 V.3 V to +25 V +.3 V to 25 V V.3 V to V +.3 V or 3 ma, whichever occurs first GN.3 V to V +.3 V or 3 ma, whichever occurs first 1 ma (pulsed at 1 ms, 1% duty cycle maximum) 25 ma 55 C to +125 C 65 C to +15 C Continuous Current per Channel, or Operating Temperature Range torage Temperature Range Junction Temperature 15 C 16-Lead TOP, θja Thermal 112 C/W Impedance (4-Layer Board) Lead Temperature, oldering As per JEEC J-T-2 tresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. Only one absolute maximum rating may be applied at any one time. Table 4. Truth Table INx witch Condition 1 On Off E CAUTION 1 Overvoltages at IN,, or are clamped by internal diodes. Current should be limited to the maximum ratings given. Rev. B Page 5 of 12

Enhanced Product PIN CONFIGURATION AN FUNCTION ECRIPTION IN1 1 16 IN2 1 2 15 2 1 GN 3 4 5 TOP VIEW (Not to cale) 14 13 12 2 V NC 4 6 11 3 4 7 1 3 IN4 8 9 IN3 NOTE 1. NC = NO CONNECT. O NOT CONNECT TO THI PIN. Figure 2. Pin Configuration 112-2 Table 5. Pin Function escriptions Pin No. Mnemonic escription 1 IN1 Logic Control Input. 2 1 rain Terminal. This pin can be an input or output. 3 1 ource Terminal. This pin can be an input or output. 4 V Most Negative Power upply Potential. 5 GN Ground ( V) Reference. 6 4 ource Terminal. This pin can be an input or output. 7 4 rain Terminal. This pin can be an input or output. 8 IN4 Logic Control Input. 9 IN3 Logic Control Input. 1 3 rain Terminal. This pin can be an input or output. 11 3 ource Terminal. This pin can be an input or output. 12 NC No Connection. 13 V Most Positive Power upply Potential. 14 2 ource Terminal. This pin can be an input or output. 15 2 rain Terminal. This pin can be an input or output. 16 IN2 Logic Control Input. Rev. B Page 6 of 12

Enhanced Product TYPICAL PERFORMANCE CHARACTERITIC 2 18 16 T A = +25 C V = +13.5V = 13.5V 25 2 V = +15V = 15V ON REITANCE (Ω) 14 12 1 8 6 4 V = +15V = 15V V = +16.5V = 16.5V ON REITANCE (Ω) 15 1 5 T A = +125 C T A = +85 C T A = +25 C T A = 4 C T A = 55 C 2 18 15 12 9 6 3 3 6 9 12 15 18 OURCE OR RAIN VOLTAGE (V) Figure 3. On Resistance as a Function of V (V) for ual upply 112-3 15 1 5 5 1 15 OURCE OR RAIN VOLTAGE (V) Figure 6. On Resistance as a Function of V (V) for ifferent Temperatures, ual upply 112-6 ON REITANCE (Ω) 45 4 35 3 25 2 15 1 5 T A = +25 C V = +5.5V = 5.5V ON REITANCE (Ω) 6 5 4 3 2 1 V = 15V = V T A = 4 C T A = +125 C T A = +85 C T A = +25 C T A = 55 C 5 4 3 2 1 1 2 3 4 5 OURCE OR RAIN VOLTAGE (V) Figure 4. On Resistance as a Function of V (V) for ual upply 112-4 2 4 6 8 1 12 OURCE OR RAIN VOLTAGE (V) Figure 7. On Resistance as a Function of V (V) for ifferent Temperatures, ingle upply 112-7 45 4 35 T A = 25 C V = 1.8V = V V = 12V = V.2.15.1 V = +15V = 15V V BIA = +1V/ 1V I, I (ON) ON REITANCE (Ω) 3 25 2 15 V = 13.2V = V LEAKAGE (na).5.5 I (OFF) I (OFF) 1.1 5.15 2 4 6 8 1 12 OURCE OR RAIN VOLTAGE (V) Figure 5. On Resistance as a Function of V (V) for ingle upply 112-5.2 2 4 6 8 1 12 TEMPERATURE ( C) Figure 8. Leakage Currents as a Function of Temperature, ual upply 112-8 Rev. B Page 7 of 12

Enhanced Product LEAKAGE (na).3.25.2.15.1.5 V = 12V = V V BIA = 1V/1V I (OFF) I, I (ON) TIME (ns) 14 12 1 8 6 t OFF (12INGLE UPPLY) t OFF (15V UAL UPPLY) t ON (12INGLE UPPLY) t ON (15V UAL UPPLY) 4.5 I (OFF) 2.1 2 4 6 8 1 12 TEMPERATURE ( C) Figure 9. Leakage Currents as a Function of Temperature, ingle upply 112-9 55 35 15 5 25 45 65 85 15 125 TEMPERATURE ( C) Figure 1. ton/toff Times vs. Temperature 112-1 Rev. B Page 8 of 12

Enhanced Product TET CIRCUIT I (OFF) A I (OFF) A NC I (ON) A Figure 11. Off Leakage V 112-11 NC = NO CONNECT V Figure 15. On Resistance 112-15.1µFV.1µF V NETWORK ANALYZER I IN 5Ω V1 V IN GN R L 5Ω R ON = V1/I Figure 12. On Leakage 112-12 INERTION LO = 2 LOG WITH WITCH WITHOUT WITCH Figure 16. Bandwidth 112-16.1µFV.1µF.1µFV.1µF V NETWORK ANALYZER V AUIO PRECIION R V IN IN GN 5Ω 5Ω R L 5Ω OFF IOLATION = 2 LOG 112-13 V IN IN GN R L 1kΩ V p-p 112-17 Figure 13. Off Isolation Figure 17. TH + Noise.1µFV.1µF NETWORK ANALYZER V R L 5Ω 1 2 R 5Ω GN CHANNEL-TO-CHANNEL CROTALK = 2 LOG 112-14 Figure 14. Channel-to-Channel Crosstalk Rev. B Page 9 of 12

Enhanced Product.1µFV.1µF V V IN 5% 5% IN R L 3Ω C L 35pF 9% 9% GN t ON t OFF 112-18 Figure 18. witching Times V R V V IN ON OFF IN GN C L 1nF Q INJ = C L 112--19 Figure 19. Charge Injection Rev. B Page 1 of 12

Enhanced Product OUTLINE IMENION 5.1 5. 4.9 16 9 4.5 4.4 4.3 6.4 BC 1 8.15.5 PIN 1.65 BC.3.19 COPLANARITY.1 1.2 MAX.2.9.75 EATING PLANE 8.6.45 COMPLIANT TO JEEC TANAR MO-153-AB Figure 2. 16-Lead Thin hrink mall Outline Package [TOP] (RU-16) imensions shown in millimeters ORERING GUIE Model 1 Temperature Range Package escription Package Option AG1212RU-EP-RL7 55 C to +125 C 16-Lead Thin hrink mall Outline Package [TOP] RU-16 AG1212RUZ-EP-RL7 55 C to +125 C 16-Lead Thin hrink mall Outline Package [TOP] RU-16 1 Z = RoH Compliant Part Rev. B Page 11 of 12

Enhanced Product NOTE 211 218 Analog evices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 112--5/18(B) Rev. B Page 12 of 12