Slides: CMOS Basics.

Similar documents
Chapter 6 MOSFET in the On-state

Introduction to Digital Circuits

Technology Scaling. 9nm. Advanced Digital IC-Design. Content. What happens when technology is scaled? Progress: Described by Gordon Moore

Digital Integrated Circuits

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6

EECS 141: FALL 00 MIDTERM 2

Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania

Sequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits

NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor

Chapter 4. Circuit Characterization and Performance Estimation

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies

Computing with diode model

NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor

Study and Evaluation of Performances of the Digital Multimeter

Features / Advantages: Applications: Package: Y4

CHAPTER 12 DIRECT CURRENT CIRCUITS

UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics

NDH834P P-Channel Enhancement Mode Field Effect Transistor

Silicon Controlled Rectifiers UNIT-1

L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter

Name: Total Points: Multiple choice questions [120 points]

Advanced Power Electronics For Automotive and Utility Applications

Physical Limitations of Logic Gates Week 10a

XPT IGBT Module MIXA450PF1200TSF. Phase leg + free wheeling Diodes + NTC MIXA450PF1200TSF. Part number

EE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

555 Timer. Digital Electronics

Lecture 2: Telegrapher Equations For Transmission Lines. Power Flow.

Features / Advantages: Applications: Package: Y4

Features / Advantages: Applications: Package: Y4

Chapter 7 Response of First-order RL and RC Circuits

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Optimally driving large capacitive loads

Timer 555. Digital Electronics

V DS. 100% UIS Tested 100% R g Tested

The problem with linear regulators

Chapter 28 - Circuits

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 9:

HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

Standard Rectifier Module

INDEX. Transient analysis 1 Initial Conditions 1

8. Basic RL and RC Circuits

V DS I D (at V GS =-10V) R DS(ON) (at V GS = -4.5V) 100% UIS Tested 100% R g Tested

EECE 301 Signals & Systems Prof. Mark Fowler

Physics for Scientists & Engineers 2

Mobile Ion Effects on SiC MOS Bias- Temperature Instability Measurements

Capacitors. C d. An electrical component which stores charge. parallel plate capacitor. Scale in cm

Direct Current Circuits. February 19, 2014 Physics for Scientists & Engineers 2, Chapter 26 1

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

EEEB113 CIRCUIT ANALYSIS I

CoolMOS 1) Power MOSFET with Series Schottky Diode and Ultra Fast Antiparallel Diode

Power-Conscious Interconnect Buffer Optimization with Improved Modeling of Driver MOSFET and Its Implications to Bulk and SOI CMOS Technology

Chapter 4 AC Network Analysis

EEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis

Phys1112: DC and RC circuits

Inductor Energy Storage

Diodes. Midterm exam. Ideal diode. Semiconductors and doping. Notes. Eugeniy E. Mikhailov. Lecture 05. Notes

8.022 (E&M) Lecture 9

6.01: Introduction to EECS I Lecture 8 March 29, 2011

dv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :

V(z, t) t < L v. z = 0 z = vt z = L. I(z, t) z = L

A Note of Widening on the Redshift Mechanism. June 23, 2010.

dv i= C. dt 1. Assuming the passive sign convention, (a) i = 0 (dc) (b) (220)( 9)(16.2) t t Engineering Circuit Analysis 8 th Edition

Type Marking Pin Configuration Package SMBT3904/MMBT3904 SOT23 SMBT3904S 2=E 1=B 3=C 1=E1 2=B1 3=C2

EE 330 Lecture 23. Small Signal Analysis Small Signal Modelling

Lecture 15: Differential Pairs (Part 2)

Non Linear Op Amp Circuits.

Lecture -14: Chopper fed DC Drives

Chapter 4 DC converter and DC switch

U(t) (t) -U T 1. (t) (t)

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17

CHAP.4 Circuit Characteristics and Performance Estimation

2007 Spring VLSI Design Mid-term Exam 2:20-4:20pm, 2007/05/11

EE100 Lab 3 Experiment Guide: RC Circuits

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files

Topic Astable Circuits. Recall that an astable circuit has two unstable states;

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.

NDS8434A Single P-Channel Enhancement Mode Field Effect Transistor

- If one knows that a magnetic field has a symmetry, one may calculate the magnitude of B by use of Ampere s law: The integral of scalar product

R.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#

i sw + v sw + v o 100V Ideal switch characteristics

EECE 301 Signals & Systems Prof. Mark Fowler

4. Electric field lines with respect to equipotential surfaces are

1. Introduction. Rawid Banchuin

NDS356AP P-Channel Logic Level Enhancement Mode Field Effect Transistor

Optimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product

O10 W10. Features / Advantages: Applications: Package: V2-Pack. 3~ Rectifier with brake unit for drive inverters

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.

Chapter 5-4 Operational amplifier Department of Mechanical Engineering

NDT014 N-Channel Enhancement Mode Field Effect Transistor

EE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage

TrenchMV TM Power MOSFET

Smart Highside Power Switch PROFET

Computer-Aided Analysis of Electronic Circuits Course Notes 3

2 Definitions and parameters of the impulse-technics

Electrical and current self-induction

NDT454P P-Channel Enhancement Mode Field Effect Transistor

Transcription:

MO Basics ysem-on-hi oluions & Archiecures Technische Universiä München www.lis.ei.um.de Module ouline Inroducion o MO Where is MO? Wha is MO? Why is MO so aracive? How does MO work? Basics MO evice Basics aic MO Logic equenial Logic MO and FM design Power onsumion Of aic MO Logic o - MO Basics -

P P OA Where is MO? RAM AI µp FPGA o - MO Basics - 3 Where is MO? RAM AI µp FPGA There! o - MO Basics - 4

Where is MO? Garner: World-wide semiconducor revenue 00: 155 B U o - MO Basics - 5 Where isn MO? ige / GaAs ulra high seed BiMO mixed-signal high seed Biolar Analog wireless ower amlifiers recievers very high seed digial communicaions inerface elecronics mm-wave defense o - MO Basics - 6

MO - Wha is i? nmo MO dd n+ + n Meal (Poly-i) Oxide (io) emiconducor The hannel ye gives he refix of he ransisor o - MO Basics - 7 The in MO signals he combinaion of - and n-mofet omlemenary Why MO? Elecrical Reasons Low ower dissiaion Noise immuniy lean logic levels One suly volage ascadable io -Layer i-wafer Phoolihograhic Mask Phooresis Poly-i-Layer Eching Lihograhy Ligh Ligh aerns Phooresis Economical Reasons Easy o design Fabricaion well undersood Highly inegraeable Process oing Aoms (P or As) eosiion o - MO Basics - 8

How does i work? 0 - dd dd n+ + inversion dd 0 dd n+ + inversion o - MO Basics - 9 How does i work? ource () 0 gs gs ds ds =cons. 0 o - MO Basics - 10

How does i work? gs(1)=cons. ource () 0 gs ()=cons. gs gs - ds ds ds = gs (1)- 0 ds = gs ()- o - MO Basics - 11 How does i work? gs(1)=cons. ource () 0 gs ()=cons. gs gs () gs (1) gs - ds ds ds = gs (1)- ds = gs ()- 0 ds > gs ()- o - MO Basics - 1

Linear Region ource () gs x x+dx L (x) dq ds Only valid before inch-off! o - MO Basics - 13 Linear Region rain curren: 1) = ρ x v = dq v / dx Induced harge/area: ) dq = d ( gs - n - (x) ) ifferenial aaciance: 3) d / dx = G / L arrier seed: 4) v = - µ d/dx Boundary condiions: (0) =0 and (L) = ds I n L G o - MO Basics - 14

MOFET Basics nmo MO chemaic ymbols Gae Gae ource rain onnecions rain ource Bulk/ubsrae - () ubsrae level usually goes o (omied from now on) ubsraes are isolaed. o - MO Basics - 15 Bulk/ubsrae + ( ) MOFET olages And rain urren nmo G ecor onvenions* G MO On lower oenial ource is always On higher oenial 0 Gae-ource olage rain-ource olage rain urren 0 *Please avoid G,, G, G o - MO Basics - 16

MOFET Inu haracerisics G cons. 0 I G cons. 0 n off conducing conducing off o - MO Basics - 17 MOFET Ouu haracerisics cons. n G G cons. I n linear sauraion sauraion linear o - MO Basics - 18

MOFET Model Equaions (ah) I n 0 0 0 ( off ) ( linear) ( sauraion) real ah n n o - MO Basics - 19 MOFET Model Equaions (ah) 0 0 ( off ) I 0 ( linear) ( sauraion) ah I real o - MO Basics - 0

imensioning w Ox L min W Transconducance: K L esigner s Parameer: W onflicing esign Goals: Area => W=L min eed => high W, l=l min => always use L min for digial circuis where o - MO Basics - 1 Ox 0 K Ox Technology Parameers Mobiliy µ n = 1.5.. 3.5 x µ esigner uses W o comensae for lower curren drive of MOFET Minimum Feaure ize: L min Oxide dielecric/hickness: ε ox, ox Module ouline Overview MO evice Basics aic MO Logic Inverer Logic Gaes Arihmeic in MO equenial Logic MO and FM design Power onsumion Of aic MO Logic o - MO Basics -

aic MO Inverer P I A Z A n N n Z A Z 0 1 o - MO Basics - 3 1 0 aic olage Transfer urve (T) Z off on on off N P I P A n N n Z I n - h A A Z 0 1 1 0 o - MO Basics - 4

T: Logic Levels 0 / 1 Z off on on off N P I P A n N n Z n - h A A Z 0 1 1 0 o - MO Basics - 5 ynamic Behaviour A 50% Z 50% I HL LH Proagaion delay from inu o ouu No infiniely see sloes a inu aaciive Load a he ouu needs o be (dis)charged 50% ignal level marks serve as measure hooks Tyical Inverer (65 nm) delay as of oday: 4 s o - MO Basics - 6

Effec of Inu loe on Inv. elay A 90% dd - 10% HL P sill off (Z sill low) P on (Z rising) Transiion ime of a signal: Time elased beween 10% and 90% of swing Effec on delay: For a falling (rising) inu signal, no ouu rise (fall) can occur before P (N) swiches o on => LH n => HL HL LH o - MO Basics - 7 Effec of aaciance on Inv. elay riving gae Oher wire wire riven gae(s) A A Lumed caaciance 0.13µ: 3-6 ff Z Lumed aciance: Inu (gae) caaciies of nex logic gaes + rain caaciies + Wire caaciies o - MO Basics - 8

Effec of aaciance on Inv. elay gs I d ds dd A For a firs order analysis we assume he inu sloe o be infiniely see A I Z Lumed caaciance 50% Z gs =- dd LH =f()=? gs - ds gs and ha we oerae he FET in is linear region o - MO Basics - 9 Effec of aaciance on Inv. elay dd R on, A Z = R on,n Inverer model: on: Resisance off: oen swich oeraing in linear region of ah 50% o - MO Basics - 30

Effec of aaciance on Inv. elay dd R on, A Z LH =f()=? R on,n Inverer model: on: Resisance off: oen swich oeraing in linear region of ah 50% o - MO Basics - 31 Effec of aaciance on Inv. elay erivaion : 1) Kirchhoff for currens: ) aacior formula: 3) W s law: 4) Kirchhoff for volages: 5) Resolve by : 6) ome mah: 0.5dd 0 0 ds dd R R I d I I Ron, dd d on, on, 0 0 0 0 Ron, R on, 1 ln dd o - MO Basics - 3

Effec of aaciance on Inv. elay LH R, ln on 1 ah real simle R on, I d R on, I for d 1 o - MO Basics - 33 iscussion LH load Increase of aaciive Load Oxide hickness hannel lengh abs. hreshold volage Ox L W... Ox dd Mobiliy hannel widh relaive oxide (=k) uly olage => Proagaion delay increase o - MO Basics - 34 =>Proagaion delay decrease

imensioning II The hreshold volage is an imoran arameer. I s value mus be carefully seleced, by echnology facors: hannel oing Oxide hickness a design ime: choosing a echnology ha suors mulile (wo) hreshold volages by inroducing a subsrae volage a run ime: by adoing he subsrae volage o design condiions bulk hannel doing o - MO Basics - 35 imle aic MO Logic Gaes NOR A B Z A B Z A B Z A B Z NAN NOR Z A B Z 1 0 0 1 1 0 1 0 NAN o - MO Basics - 36 1 1 0 0 0 1 1 0

Generic Model of aic MO A1... An Z NAN NOR o - MO Basics - 37 Why no like his? n A B OR? rain ource Z ource rain MOFET Inu haracerisic ondiion for MOFET o build u conducing channel: gs > In figure on he lef: nmo ulls u Z o n ( bad ull u ) MO ulls down Z o (bad ull down ) Problemaic signal levels for nex logic sage o - MO Basics - 38

ysemaic aic MO Logic esign Examle Funcion: Z=AB+ MO always invers => add exra inverer: Z=AB+ A B ar a he ouu and find a way hrough n- MOFET o ground: serial for AN (AB) arallel for OR () raw he way o dd by using he dual n-nework and -MOFET If everyhing is done righ, here will never be a conducing ah beween dd and. o - MO Basics - 39 A B Z References [1] R. J. Baker e al., MO circui design, layou, and simulaion, IEEE Press, 1998. IBN 0-7803-3416-7 [] N. H. E. Wese e al., Princiles of MO Lesign, Addison Wesley, 1993. IBN 0-01-53376-6 [3] IA, Inernaional Technology Roadma for emiconducors, h://ublic.irs.ne/ Picure credis: www.ibm.com,www.alernae.de, www.sacedaily.com, www.gife.de, www.brl.n.co.j, www-im.unine.ch, allserv.rug.ac.be o - MO Basics - 40

o - MO Basics - 41 o - MO Basics - 4