N-Channel Depletion-Mode DMOS FET

Similar documents
N-Channel Enhancement-Mode Vertical DMOS FET

N-Channel Enhancement-Mode Vertical DMOS FETs

Supertex inc. TN0104. N-Channel Enhancement-Mode Vertical DMOS FET. Features. General Description. Applications. Ordering Information.

N-Channel Enhancement-Mode Vertical DMOS FET

AO3411 P-Channel Enhancement Mode Field Effect Transistor

AO7401 P-Channel Enhancement Mode Field Effect Transistor

AO4802 Dual N-Channel Enhancement Mode Field Effect Transistor

SIPMOS Small-Signal Transistor BSP 149

GP1M003A080H/ GP1M003A080F GP1M003A080HH/ GP1M003A080FH

BSS84 P-Channel Enhancement Mode Field-Effect Transistor

P-Channel Enhancement Mode Mosfet

AOP606 Complementary Enhancement Mode Field Effect Transistor

500V N-Channel MOSFET

AO4607, AO4607L(Lead-Free) Complementary Enhancement Mode Field Effect Transistor

AON4605 Complementary Enhancement Mode Field Effect Transistor

Complementary (N- and P-Channel) MOSFET

CPC3730CTR. 350V N-Channel Depletion-Mode FET (SOT-89) INTEGRATED CIRCUITS DIVISION

P-Channel Enhancement Mode Mosfet

AO4620 Complementary Enhancement Mode Field Effect Transistor

SSF65R580F. Main Product Characteristics 700V. V J max. 0.52Ω (typ.) I D 8.0A TO-220F. Features and Benefits. Description

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units

Features. T A =25 o C unless otherwise noted

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

N- & P-Channel Enhancement Mode Field Effect Transistor

P-channel enhancement mode MOS transistor

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 30 V V GS Gate-Source Voltage ±20 V

AO V Dual P + N-Channel MOSFET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Max Q1. Symbol V GS I DM 15 I DSM 7.8 I AS E AS V SPIKE P D 2.5 P DSM. Junction and Storage Temperature Range T J, T STG

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

Type V DS I D R DS(on) Package Ordering Code BTS V 10 A 0.2 Ω TO-220AB C67078-A5008-A2

IRLML2030TRPbF HEXFET Power MOSFET

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

AOT404 N-Channel Enhancement Mode Field Effect Transistor

A I DM W/ C V GS. Thermal Resistance Symbol Parameter Typ. Max. Units

SSF7NS65UF 650V N-Channel MOSFET

LNTA4001NT1G S-LNTA4001NT1G. Small Signal MOSFET 20 V, 238 ma, Single, N-Channel, Gate ESD Protection LESHAN RADIO COMPANY, LTD.

Product Summary: BVDSS 30V RDSON (MAX.) 50mΩ 4.5A I D. Pb Free Lead Plating & Halogen Free EMB50P03J

APQ02SN60AA-XXJ0 APQ02SN60AB DEVICE SPECIFICATION. 600V/2A N-Channel MOSFET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

IXTH80N65X2 V DSS. X2-Class Power MOSFET = 650V I D25. = 80A 38m. R DS(on) N-Channel Enhancement Mode Avalanche Rated TO-247 G D S

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

TSP10N60M / TSF10N60M

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

TrenchMV TM Power MOSFET

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

N-Channel ENHANCEMENT MODE POWER MOSFET 0V

LSIC1MO120E V N-channel, Enhancement-mode SiC MOSFET

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 600 V V GS Gate-Source Voltage ±30 V

IXFH400N075T2 IXFT400N075T2

AON V N-Channel MOSFET

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

Package TO Symbol Parameter Value Unit Test Conditions Note V GS = 20 V, T C = 25 C A 6 V GS = 20 V, T C = 100 C.

-202mA. Pin 1 D1. Diode. Part Number Case Packaging DMC21D1UDA-7B X2-DFN ,000/Tape & Reel

V DS I D (at V GS = -10V) -50A R DS(ON) (at V GS = -6V) 100% UIS Tested 100% R g Tested. Symbol V V GS. Gate-Source Voltage I DM I D A A

IXTT440N04T4HV V DSS

Package. TAB Drain S S G. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 13.5 V GS = 15 V, T C = 100 C

TrenchT2 TM Power MOSFET

AON6266E 60V N-Channel AlphaSGT TM

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

Package. Renewable energy EV battery chargers High voltage DC/DC converters Switch Mode Power Supplies Part Number Package Marking

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

Package. Symbol Parameter Value Unit Test Conditions Note V GS = 15 V, T C = 25 C Fig. 19 A 7.5 V GS = 15 V, T C = 100 C.

IXTY4N65X2 IXTA4N65X2 IXTP4N65X2

AON V Common-Drain Dual N-Channel MOSFET

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

IXTA76N25T IXTP76N25T IXTQ76N25T IXTH76N25T

Automotive N- and P-Channel 100 V (D-S) 175 C MOSFET

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

2SJ182(L), 2SJ182(S)

AOD466 N-Channel Enhancement Mode Field Effect Transistor

TrenchT2 TM Power MOSFET

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 15 V GS = 15 V, T C = 100 C.

IXTY18P10T IXTA18P10T IXTP18P10T

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 20 V, T C = 25 C Fig. 19 A 24 V GS = 20 V, T C = 100 C.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

IXFL32N120P. Polar TM HiPerFET TM Power MOSFET V DSS I D25 = 1200V = 24A. 300ns. Preliminary Technical Information. R DS(on) t rr

AONR V P-Channel MOSFET

Over Current Protection Circuits Voltage controlled DC-AC Inverters Maximum operating temperature of 175 C

OptiMOS 2 Small-Signal-Transistor

OptiMOS 2 Power-Transistor

IXFH42N60P3. Polar3 TM HiperFET TM Power MOSFET. = 600V = 42A 185m. Preliminary Technical Information. R DS(on)

AO V Dual N-Channel MOSFET

2SJ332(L), 2SJ332(S)

OptiMOS 3 Power-Transistor

OptiMOS 3 Power-Transistor

IRF5851. HEXFET Power MOSFET. Ultra Low On-Resistance Dual N and P Channel MOSFET Surface Mount Available in Tape & Reel Low Gate Charge.

60 V, 0.3 A N-channel Trench MOSFET

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% R g Tested. Top View. Top View G PIN1

OptiMOS P2 Small-Signal-Transistor

OptiMOS Small-Signal-Transistor

N-channel TrenchMOS logic level FET

Transcription:

Features Free from secondary breakdown Low power drive requirement Ease of paralleling Excellent thermal stability Integral source-drain diode High input impedance and low C ISS ESD gate protection Applications Solid state relays Normally-on switches Converters Power supply circuits Constant current sources Input protection circuits Ordering Information Device N-Channel Depletion-Mode DMOS FET Package Options TO-AB (SOT-) TO-9 TO-AA (SOT-89) General Description LND The LND is a high voltage N-channel depletion mode (normally-on) transistor utilizing Supertex s lateral DMOS technology. The gate is ESD protected. The LND is ideal for high voltage applications in the areas of normally-on switches, precision constant current sources, voltage ramp generation and amplification. BV DSX /BV DGX (V) R DS(ON) (max) (KΩ) LND LNDK-G LNDN-G LNDN8-G.. -G indicates package is RoHS compliant ( Green ) I DSS (min) Pin Configurations Absolute Maximum Ratings Parameter Value Drain-to-source BV DSX Drain-to-gate BV DGX Gate-to-source ±V Operating and storage temperature - O C to + O C Soldering temperature* O C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground. * Distance of.mm from case for seconds. Product Marking NDEW W = Code for Week Sealed = Green Packaging TO-AB (SOT-) (K) SiLN D Y Y W W YY = Year Sealed WW = Week Sealed = Green Packaging TO-9 (N) TO-AB (SOT-) (K) Packages may or may not include the following marks: Si or DRAIN TO-9 (N) LNEW W = Code for Week Sealed = Green Packaging TO-AA (SOT-89) (N8) Bordeaux Drive, Sunnyvale, CA 989 Tel: 8--8888 www.supertex.com GATE DRAIN GATE DRAIN GATE TO-AA (SOT-89) (N8)

LND Thermal Characteristics Package I D (continuous) Notes: I D (continuous) is limited by max rated T j. Mounted on FR board, mm x mm x.7mm I D (pulsed) Power Dissipation @T A = O C (W) θ jc ( O C/W) θ ja ( O C/W) TO-AB (SOT-). TO-9.7 7 TO-AA (SOT-89). 78 I DR I DRM Electrical Characteristics (T A = O C unless otherwise specified) Sym Parameter Min Typ Max Units Conditions BV DSX Drain-to-source breakdown voltage - - V V GS = -V, I D =.ma V GS(OFF) Gate-to-source off voltage -. - -. V V GS = V, I D = na ΔV GS(OFF) Change in V GS(OFF) with temperature - -. mv/ O C V GS = V, I D = na I GSS Gate body leakage current - - na V GS = ± V, V DS = V I D(OFF) Drain-to-source leakage current - - na V GS = -V, V DS = V - - µa V DS =.8V Max Rating, V GS = -V, T A = O C I DSS Saturated drain-to-source current. -. ma V GS = V, V DS = V R DS(ON) Static drain-to-source on-state resistance - 8 Ω V GS = V, I D =.ma ΔR DS(ON) Change in R DS(ON) with temperature - -. %/ O C V GS = V, I D =.ma G FS Forward transductance - mmho V DS = V, I D =.ma C ISS Input capacitance - 7. C OSS Common source output capacitance -.. C RSS Reverse transfer capacitance -.. t d(on) Turn-on delay time -.9 - t r Rise time -. - t d(off) Turn-off delay time -. - Notes:.. t f Fall time -. - pf µs V GS = -V, V DS = V, f =.MHz V DD = V, I D =.ma, R GEN = Ω V SD Diode forward voltage drop - -.9 V V GS = -V, I SD =.ma t rr Reverse recovery time - - ns V GS = -V, I SD =.ma All D.C. parameters % tested at O C unless otherwise stated. (Pulse test: µs pulse, % duty cycle.) All A.C. parameters sample tested. Switching Waveforms and Test Circuit INPUT V -V % t (ON) 9% t (OFF) PULSE GENERATOR R GEN V DD R L OUTPUT t d(on) t r t d(off) t F OUTPUT V DD % % INPUT D.U.T. V 9% 9% Bordeaux Drive, Sunnyvale, CA 989 Tel: 8--8888 www.supertex.com

LND Typical Performance Curves Output Characteristics Saturation Characteristics V GS =.V V GS =.V.V V.V V -.V -.V -.V -.V Transconductance vs. Drain Current Power Dissipation vs. Ambient Temperature G F S (millisiemens ) 8 V DS = V T A = - C T A = C T A = C P D (watts ) TO-AA TO-9 TO-AB 8 I D (milliamps) 7 T A ( C) Maximum Rated Safe Operating Area. Thermal Response Characteristics TO-9 (DC) T A = C TO-AA (DC) Resistance (normalized).8.. TO-AA T A = C P D =.W. Thermal. TO-9 P D = W T C = C.... t P (seconds) Bordeaux Drive, Sunnyvale, CA 989 Tel: 8--8888 www.supertex.com

LND Typical Performance Curves (cont.) B V D S S (normalized ).. BV DSS Variation with Temperature V GS = -V... C.8.. I D vs. R I D C LND R.9. - T j ( C). K K R (ohms) K Transfer Characteristics V GS(OFF) and R DS Variation with Temperature.8 V DS = V T A = - C T A = C T A = C V G S(OFF ) (normalized )... R DS(ON) @ I D = ma....8 R D S(ON ) (normalized ). V GS(OFF) @ na. - V GS (volts).8 - T j ( C) Capacitance vs. Drain-to-Source Voltage V GS = -V Gate Drive Dynamic Characteristics C ISS C (picofarads) V G S (volts ) 8.7pF V DS = V V V C OSS C RSS -... Q C (nanocoulombs) Bordeaux Drive, Sunnyvale, CA 989 Tel: 8--8888 www.supertex.com

LND -Lead TO-AB (SOT-) Package Outline (K).9x.mm body,.mm height (max),.9mm pitch Top View View B View B Side View View A - A Dimension (mm) Symbol A A A b D E E e e L L θ MIN.89..88..8... O.9.9. NOM - -.9 -.9 -.. - BSC BSC REF MAX........ 8 O JEDEC Registration TO-, Variation AB, Issue H, Jan. 999. This dimension is a non-jedec dimension. Drawings not to scale. Supertex Doc.#: DSPD-TOABK, Version B78. Bordeaux Drive, Sunnyvale, CA 989 Tel: 8--8888 www.supertex.com

LND -Lead TO-9 Package Outline (N) D A Seating Plane L b e e Front View c Side View E E Bottom View Dimensions (inches) Symbol A b c D E E e e L MIN.7...7..8.9.. NOM - - - - - - - - - MAX.........* JEDEC Registration TO-9. * This dimension is not specified in the original JEDEC drawing. The value listed is for reference only. This dimension is a non-jedec dimension. Drawings not to scale. Supertex Doc.#: DSPD-TO9N, Version D88. Bordeaux Drive, Sunnyvale, CA 989 Tel: 8--8888 www.supertex.com

LND -Lead TO-AA (SOT-89) Package Outline (N8) b b Dimensions (mm) Symbol A b b C D D E E e e H L MIN.......9..9.89 NOM - - - - - - - -.. BSC BSC - - MAX...8...8..9.. JEDEC Registration TO-, Variation AA, Issue C, July 98. Drawings not to scale. Supertex Doc. #: DSPD-TOAAN8, Version D798. (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.) Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate product liability indemnification insurance agreement. Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com. 9 All rights reserved. Unauthorized use or reproduction is prohibited. Doc.# DSFP-LND A89 7 Bordeaux Drive, Sunnyvale, CA 989 Tel: 8--8888 www.supertex.com