Outputs 74VHC245 74VHCT245. Octal Bidirectional Transceiver with TRI-STATE Outputs

Similar documents
74VHC244 74VHCT244 Octal Buffer Line Driver with TRI-STATE Outputs

74VHC00 74VHCT00 Quad 2-Input NAND Gate

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

74LVX573 Low Voltage Octal Latch with TRI-STATE Outputs

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74VHC161 Synchronous Presettable Binary Counter

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74VHC138 3-to-8 Decoder/Demultiplexer

74VHC125 Quad Buffer with 3-STATE Outputs

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

74VHC00 Quad 2-Input NAND Gate

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

74VHC393 Dual 4-Bit Binary Counter

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

DM74LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC00 Quad 2-Input NAND Gate

MM54HC148 MM74HC Line Priority Encoder

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

Features Y Wide analog input voltage range g6v. Y Low on resistance 50 typ (VCC V EE e4 5V) Y Logic level translation to enable 5V logic with g5v

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

54AC 74AC11 Triple 3-Input AND Gate

MM54HC154 MM74HC154 4-to-16 Line Decoder

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

CGS74CT to 4 Minimum Skew (300 ps) Clock Driver

MM54HC08 MM74HC08 Quad 2-Input AND Gate

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

74VHC273 Octal D-Type Flip-Flop

DM74LS375 4-Bit Latch

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear


MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

MM74HC244 Octal 3-STATE Buffer

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch

Features. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

MM74HC573 3-STATE Octal D-Type Latch

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

CD4028BM CD4028BC BCD-to-Decimal Decoder

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM54C14 MM74C14 Hex Schmitt Trigger

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

74AC153 74ACT153 Dual 4-Input Multiplexer

Features. Y Wide supply voltage range 3V to 15V. Y Guaranteed noise margin 1V. Y High noise immunity 0 45 VCC (typ )

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

9321 DM9321 Dual 1-of-4 Decoder

54AC 74AC138 54ACT 74ACT138 1-of-8 Decoder Demultiplexer

Features. Y TRI-STATE versions LS157 and LS158 with same pinouts. Y Schottky-clamped for significant improvement in A-C.

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

54LS256 DM74LS256 Dual 4-Bit Addressable Latch

MM74HC00 Quad 2-Input NAND Gate

CD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

54173 DM54173 DM74173 TRI-STATE Quad D Registers

MM74HC154 4-to-16 Line Decoder

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch

74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

74LVX273 Low Voltage Octal D-Type Flip-Flop

74AC08 74ACT08 Quad 2-Input AND Gate

MM74HC32 Quad 2-Input OR Gate

MM74HC139 Dual 2-To-4 Line Decoder

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MM74HC08 Quad 2-Input AND Gate

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

MM74HC138 3-to-8 Line Decoder

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74ACT825 8-Bit D-Type Flip-Flop

9312 DM9312 One of Eight Line Data Selectors Multiplexers

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

MM74HCT138 3-to-8 Line Decoder

93L34 8-Bit Addressable Latch

MM74HC175 Quad D-Type Flip-Flop With Clear

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

74VHC123A Dual Retriggerable Monostable Multivibrator

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74HCT08 Quad 2-Input AND Gate

Transcription:

October 1995 74HC245 74HCT245 Octal Bidirectional Traceiver with TRI-STATE Outputs General Description The HC HCT245 is an advanced high speed CMOS octal bus traceiver fabricated with silicon gate CMOS technology It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation The HC245 is intended for bidirectional asynchronous communication between data busses The direction of data tramission is determined by the level of the T R input The enable input can be used to disable the device so that the busses are effectively isolated All inputs are equipped with protection circuits agait static discharge Commercial Package Number Features High Noise Immunity HC NIH e NIL e 28% CC (Min) HCT IH e 2 0 IL e 0 8 Power Down Protection HC Inputs Only HCT Inputs and Outputs Low Noise HC OLP e 0 9 (typ) HCT OLP e 1 1 (typ) Low Power Dissipation I CC e 4 ma (Max) T a e 25 C Balanced Propagation Delays tplh j t phl Pin and Function Compatible with 74HC HCT245 Package Description 74HC245M M20B 20 Lead Molded JEDEC SOIC 74HC245SJ M20D 20 Lead Molded EIAJ SOIC 74HC245MSC MSC20 20 Lead Molded EIAJ Type 1 SSOP 74HC245MTC MTC20 20 Lead Molded JEDEC Type 1 TSSOP 74HC245N N20A 20 Lead Molded DIP 74HCT245M M20B 20 Lead Molded JEDEC SOIC 74HCT245SJ M20D 20 Lead Molded EIAJ SOIC 74HCT245MTC MTC20 20 Lead Molded JEDEC Type 1 TSSOP 74HCT245N N20A 20 Lead Molded DIP 74HC245 74HCT245 Octal Bidirectional Traceiver with TRI-STATE Outputs Note Surface mount packages are also available on Tape and Reel Specify by appending the suffix letter X to the ordering code EIAJ Type 1 SSOP available on Tape and Reel only order MSCX Logic IEEE IEC Connection Diagram Pin Assignment for DIP SSOP TSSOP and SOIC Pin Names OE T R A 0 A 7 B 0 B 7 Pin Description Description Output Enable Input Tramit Receive Input Side A Inputs or TRI-STATE Outputs Side B Inputs or TRI-STATE Outputs TL F 11520 2 TRI-STATE is a registered trademark of National Semiconductor Corporation TL F 11520 3 Truth Table OE Inputs T R Outputs L L Bus B Data to Bus A L H Bus A Data to Bus B H X HIGH-Z State H e HIGH oltage Level X e Immaterial L e LOW oltage Level C1995 National Semiconductor Corporation TL F 11520 RRD-B30M125 Printed in U S A

Absolute Maximum Ratings (Note 1) Supply oltage ( CC ) DC Input oltage ( IN ) (T R OE) DC Output oltage ( OUT ) HC HCT Input Diode Current (I IK ) (T R OE) Output Diode Current (I OK ) (HC) (HCT) DC Output Current (I OUT ) DC CC GND Current (I CC ) Storage Temperature (T STG ) Lead Temperature (T L ) (Soldering 10 seconds) OUT l CC only if output is in H or Z state b0 5 to a7 0 b0 5 to 7 0 b0 5 to CC a 0 5 b0 5 to 7 0 b20 ma g20 ma b20 ma g25 ma g75 ma b65 Ctoa150 C 260 C DC Characteristics for HC Family Devices CC () 74HC Note 1 Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired The databook specificatio should be met without exception to eure that the system design is reliable over its power supply temperature and output input loading variables National does not recommend operation outside databook specificatio Recommended Operating Conditio Supply oltage ( CC ) HC 2 0 to 5 5 HCT 4 5 to 5 5 Input oltage ( IN )(T R OE) 0 to 5 5 Output oltage ( OUT ) 0to CC Operating Temperature (T OPR ) 74 HC HCT b40 Ctoa85 C Input Rise and Fall Time (t r t f ) CC e 3 3 g0 3 (HC only) 0 E 100 CC e 5 0 g0 5 0 E 20 74HC T T A e 25 C A eb40 C to a85 C Min Typ Max Min Max IH High Level Input oltage 2 0 1 50 1 50 3 0 5 5 0 7 CC 0 7 CC IL Low Level Input oltage 2 0 0 50 0 50 3 0 5 5 0 3 CC 0 3 CC Units Conditio OH High Level Output 2 0 1 9 2 0 1 9 IN e IH I OH eb50 ma oltage 3 0 2 9 3 0 2 9 or IL 4 5 4 4 4 5 4 4 4 5 2 58 2 48 I OH eb4ma 4 5 3 94 3 80 I OH eb8ma OL Low Level Output 2 0 0 0 0 1 0 1 IN e IH I OL e 50 ma oltage 3 0 0 0 0 1 0 1 or IL 4 5 0 0 0 1 0 1 3 0 0 36 0 44 I OL e 4mA 4 5 0 36 0 44 I OL e 8mA I OZ TRI-STATE Output Off- IN e CC or GND State Current 5 5 g0 25 g2 5 ma OUT e CC or GND IN OE e IH or IL I IN Input Leakage Current (T R OE) 0 5 5 g0 1 g1 0 ma IN e 5 5 or GND I CC Quiescent Supply Current 5 5 4 0 40 0 ma IN e CC or GND 2

DC Characteristics for HC Family Devices 74HC CC T A e 25 C Units Conditio () Typ Limits OLP Quiet Output Maximum Dynamic OL 5 0 0 9 1 2 OL Quiet Output Minimum Dynamic OL 5 0 b0 9 b1 2 IHD Minimum High Level Dynamic Input oltage 5 0 3 5 ILD Maximum Low Level Dynamic Input oltage 5 0 1 5 guaranteed by design DC Characteristics for HCT Family Devices CC () 74HCT T A e 25 C 74HCT T A eb40 C to a85 C Min Typ Max Min Max IH High Level 4 5 2 0 2 0 Input oltage 5 5 2 0 2 0 IL Low Level 4 5 0 8 0 8 Input oltage 5 5 0 8 0 8 Units Conditio OH High Level 4 5 3 15 3 65 3 15 IN e IH I OH eb50 ma Output oltage 4 5 2 5 2 4 or IL IOH eb8ma OL Low Level 4 5 0 0 0 1 0 1 IN e IH I OL e 50 ma Output oltage 4 5 0 36 0 44 or IL IOL e 8mA I OZ TRI-STATE Output IN e CC or GND Off-State Current 5 5 g0 25 g2 5 ma OUT e CC or GND IN OE e IH or IL I IN Input Leakage (T R OE) Current 0 5 5 g0 1 g1 0 ma IN e 5 5 or GND I CC Quiescent Supply Current 5 5 4 0 40 0 ma IN e CC or GND I CCT Maximum I CC Input IN e 3 4 5 5 1 35 1 50 ma Other Inputs e CC or GND I OPD Output Leakage Current (Power 0 0 a0 5 a5 0 ma OUT e 5 5 Down State) 3

DC Characteristics for HCT Family Devices OLP Quiet Output Maximum Dynamic OL 74HCT CC T A e 25 C Units Conditio () Typ Limits 1 1 1 6 OL Quiet Output Minimum b1 1 b1 6 Dynamic OL IHD Minimum High Level 2 0 Dynamic Input oltage ILD Maximum Low Level 0 8 Dynamic Input oltage guaranteed by design AC Electrical Characteristics for HC Family Devices CC () 74HC T A e 25 C 74HC T A eb40 C to a85 C Min Typ Max Min Max Units Conditio t PLH Propagation Delay Time 3 3 g 0 3 5 8 8 4 1 0 10 0 C L e 15 pf t PHL 8 3 11 9 1 0 13 5 CL e 50 pf 5 0 g 0 5 4 0 5 5 1 0 6 5 C L e 15 pf 5 5 7 5 1 0 8 5 t PZL TRI-STATE Output Enable 3 3 g 0 3 8 5 13 2 1 0 15 5 R L e 1kX C L e15 pf t PZH Time 11 0 16 7 1 0 19 0 CL e 50 pf 5 0 g 0 5 5 8 8 5 1 0 10 0 C L e 15 pf 7 3 10 6 1 0 12 0 t PLZ TRI-STATE Output 3 3 g 0 3 11 5 15 8 1 0 18 0 R L e 1kX C L e50 pf t PHZ Disable Time 5 0 g 0 5 7 0 9 7 1 0 11 0 t OSLH Output to Output Skew 3 3 g 0 3 1 5 1 5 (Note 1) t OSHL 5 0 g 0 5 1 0 1 0 CL e 50 pf C IN (T R OE) Input Capacitance 4 10 10 pf CC e Open C I O Output Capacitance 8 pf CC e 5 0 C PD Power Dissipation Capacitance 21 pf (Note 2) Note 1 guaranteed by design t OSLH e lt PLH max b t PLH minl t OSHL e lt PHL max b t PHL minl Note 2 C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current coumption without load Average operating current can be obtained by the equation I CC (opr ) e C PD CC f IN a I CC 8 (per Bit) 4

AC Electrical Characteristics for HCT Family Devices CC () 74HCT T A e 25 C 74HCT T A eb40 C to a85 C Min Typ Max Min Max Units Conditio t PLH Propagation Delay Time 5 0 g0 5 4 5 7 7 1 0 8 5 C L e 15 pf t PHL 5 3 8 7 1 0 9 5 CL e 50 pf t PZL TRI-STATE Output Enable 5 0 g0 5 8 9 13 8 1 0 15 0 R L e 1kX C L e15 pf t PZH Time 9 7 14 8 1 0 16 0 CL e 50 pf t PLZ TRI-STATE Output 5 0 g0 5 t PHZ Disable Time 10 0 15 4 1 0 16 5 R L e 1kX C L e50 pf t OSLH Output to Output Skew 5 0 g0 5 (Note 1) 1 0 1 0 t OSHL C IN Input Capacitance 4 10 10 pf CC e Open C I O Output Capacitance 9 pf CC e 5 0 C PD Power Dissipation Capacitance 23 pf (Note 2) Note 1 guaranteed by design t OSLH e lt PLH max b t PLH minl t OSHL e lt PHL max b t PHL minl Note 2 C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current coumption without load Average operating current can be obtained by the equation I CC (opr ) e C PD CC f IN a I CC 8 (per Bit) 5

Ordering Information The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows TL F 11520 5 6

Physical Dimeio inches (millimeters) 20-Lead Small Outline Integrated Circuit JEDEC SOIC (M) Order Number 74HC245M 74HC245MX 74HCT245M or 74HCT245MX NS Package Number M20B 20-Lead Small Outline Package EIAJ SOIC (SJ) Order Number 74HC245SJ 74HC245SJX 74HCT245SJ or 74HCT245SJX NS Package Number M20D 7

Physical Dimeio millimeters (Continued) 20-Lead Plastic EIAJ SSOP Type I (MSC) Order Number 74HC245MSCX NS Package Number MSC20 8

Physical Dimeio millimeters (Continued) 20-Lead Plastic JEDEC TSSOP Type I (MTC) Order Number 74HC245MTC 74HC245MTCX 74HCT245MTC or 74HCT245MTCX NS Package Number MTC20 9

74HC245 74HCT245 Octal Bidirectional Traceiver with TRI-STATE Outputs Physical Dimeio inches (millimeters) (Continued) 20-Lead (0 300 Wide) Molded Dual-In-Line Package Order Number 74HCT245N NS Package Number N20A LIFE SUPPORT POLIC NATIONAL S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEICES OR SSTEMS WITHOUT THE EXPRESS WRITTEN APPROAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or 2 A critical component is any component of a life systems which (a) are intended for surgical implant support device or system whose failure to perform can into the body or (b) support or sustain life and whose be reasonably expected to cause the failure of the life failure to perform when properly used in accordance support device or system or to affect its safety or with itructio for use provided in the labeling can effectiveness be reasonably expected to result in a significant injury to the user National Semiconductor National Semiconductor National Semiconductor National Semiconductor Corporation Europe Hong Kong Ltd Japan Ltd 1111 West Bardin Road Fax (a49) 0-180-530 85 86 13th Floor Straight Block Tel 81-043-299-2309 Arlington TX 76017 Email cnjwge tevm2 c com Ocean Centre 5 Canton Rd Fax 81-043-299-2408 Tel 1(800) 272-9959 Deutsch Tel (a49) 0-180-530 85 85 Tsimshatsui Kowloon Fax 1(800) 737-7018 English Tel (a49) 0-180-532 78 32 Hong Kong Fran ais Tel (a49) 0-180-532 93 58 Tel (852) 2737-1600 Italiano Tel (a49) 0-180-534 16 80 Fax (852) 2736-9960 National does not assume any respoibility for use of any circuitry described no circuit patent licees are implied and National reserves the right at any time without notice to change said circuitry and specificatio