Improved, SPST/SPDT Analog Switches

Similar documents
Improved, Dual, High-Speed Analog Switches

DG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers

IN1 IN2 DG412 GND IN3 IN4 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

Precision, Quad, SPST Analog Switches

Precision, 16-Channel/Dual 8-Channel, High-Performance, CMOS Analog Multiplexers

Features. Functional Diagrams, Pin Configurations, and Truth Tables

Precision, Quad, SPST Analog Switches

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

1 pc Charge Injection, 100 pa Leakage, CMOS 5 V/+5 V/+3 V Quad SPST Switches ADG611/ADG612/ADG613

Low-Leakage, CMOS Analog Multiplexers

PS381/PS383/PS385. Precision, 17V Analog Switches. Features. Applications. Functional Diagrams, Pin Configurations, and Truth Tables

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs

10Ω, Quad, SPST, CMOS Analog Switches

2Ω, Quad, SPST, CMOS Analog Switches

Precision, 16-Channel/Dual 8-Channel, Low-Voltage, CMOS Analog Multiplexers

LOW HIGH OFF ON. Maxim Integrated Products 1

35Ω, Low-Voltage, SPST/SPDT Analog Switches in UCSP Package

Precision, Quad, SPDT, CMOS Analog Switch

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

COM COM GND MAX4644 OFF OFF

8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers

8-Ch/Dual 4-Ch High-Performance CMOS Analog Multiplexers

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers

Precision, Quad, SPST Analog Switches

Low Voltage 400 MHz Quad 2:1 Mux with 3 ns Switching Time ADG774A

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

Low-Voltage Single SPDT Analog Switch

Monolithic CMOS Analog Multiplexers

Low Capacitance, Low Charge Injection, ±15 V/+12 V icmos Quad SPST Switches ADG1212-EP

AOZ6115 High Performance, Low R ON, SPST Analog Switch

Quad SPST CMOS Analog Switches

MAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

SGM Ω, High Speed, Low Voltage Analog Switch/Multiplexer

SGM Ω, High Speed, Low Voltage Analog Switch/Multiplexer

AOZ6135 High Performance, Low R ON, 1Ω SPDT Analog Switch

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers

SGM :1 CMOS Analog Signal Multiplexer

High-Speed, Low-Voltage, CMOS Analog Multiplexers/Switches

CMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A

Low-Voltage Single SPDT Analog Switch

PART MAX312CPE MAX312CSE. Pin Configurations/Functional Diagrams/Truth Tables IN1 COM1 NO1 V- GND IN1 COM1 NC1 V- GND IN1 COM1 NO1 V- GND

SGM48752 CMOS Analog Multiplexer

onlinecomponents.com

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP

SGM Ω, High Speed, Low Voltage Analog Switch/Multiplexer

Low-Power, High-Speed CMOS Analog Switches

Quad SPST CMOS Analog Switches

CMOS ±5 V/+5 V/+3 V Triple SPDT Switch ADG633

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC

3.5Ω (max) at +3V PART. MAX4733EUA -40 C to +85 C 8 µmax MAX4732. Pin Configurations/Functional Diagrams/Truth Tables TOP VIEW (BUMPS ON BOTTOM) NC1

Precision CMOS Analog Switches

Low-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches

Powered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

High-Speed, Low-Voltage, CMOS Analog Multiplexers/Switches

Powered-off Protection, 1, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

PART TOP VIEW. Maxim Integrated Products 1

PS391/PS392/PS393. Precision, Quad, SPST, Analog Switches. Description

SGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch

AG726/AG732 SPECIFICATIONS ( = V %, = V, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SW

Quad SPST CMOS Analog Switch

DATASHEET HI-390. Features. Ordering Information. Pinout Switch States shown for a Logic 1 Input. Applications. Functional Diagram

AOZ Ω Low-Voltage Dual SPDT Analog Switch. General Description. Features. Applications AOZ6236

DG3157. High-Speed, Low R ON, SPDT Analog Switch. Vishay Siliconix. (2:1 Multiplexer/Demultiplexer Bus Switch) DESCRIPTION FEATURES

PI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram.

Dual High-Speed 1.5A MOSFET Drivers

Low-Power, High-Speed CMOS Analog Switches

Improved Quad CMOS Analog Switches

AOZ Ω Low-Voltage Dual-DPDT Analog Switch

8-CHANNEL MULTIPLEXER DESCRIPTION: FEATURES: SEi 338RP

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

SGM48753 CMOS Analog Switch

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

A product Line of Diodes Incorporated. Description

DG2707. High Speed, Low Voltage, 3, Differential 4:1 CMOS Analog Multiplexer/Switch. Vishay Siliconix FEATURES DESCRIPTION APPLICATIONS

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

Quad SPST CMOS Analog Switches

High Speed Quad SPST CMOS Analog Switch

Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers

TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

IH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References

FDS4435BZ P-Channel PowerTrench MOSFET -30V, -8.8A, 20m

SP1008 Series 6pF 15kV Bidirectional Discrete TVS

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

SGM7SZ32 Small Logic Two-Input OR Gate

Quad SPST CMOS Analog Switches

NLAS3158. Low Voltage Dual SPDT Analog Switch Dual 2:1 Multiplexer

Precision 16-Channel/Dual 8-Channel CMOS Analog Multiplexers

SGM7SZ08 Small Logic Two-Input AND Gate

= 25 o C unless other wise noted Symbol Parameter N-Channel P-Channel Units. Drain-Source Voltage V. Gate-Source Voltage 8-8 V I D

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch

FEATURES BENEFITS APPLICATIONS

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

3.2, Fast Switching Speed, +12 V / +5 V / +3 V / ± 5 V, 4- / 8-Channel Analog Multiplexers

Transcription:

9-0; Rev 2; 2/96 Improved, PT/PT nalog witches General escription Maxim s redesigned G7/G/G9 precision, CMO, monolithic analog switches now feature guaranteed on-resistance matching (3Ω max) between switches and guaranteed on-resistance flatness over the signal range (Ω max). These switches conduct equally well in either direction and guarantee low charge injection, low power coumption, and an E tolerance of 0 minimum per Method 30.7. The new design offers low off-leakage current over temperature (less than n at + C). The G7/G are single-pole/single-throw (PT) switches. The G7 is normally closed, and the G is normally open. The G9 is singlepole/double-throw (PT) with one normally closed switch and one normally open switch. witching times are less than 7 max for t and less than max for t. Operation is from a single + to +3 supply, or bipolar ±.V to ±2 supplies. The improved G7/G/G9 are fabricated with a V silicon-gate process. pplicatio ample-and-hold Circuits Test Equipment Modems Guidance and Control ystems udio ignal Routing Communicatio ystems Battery-Operated ystems Fax Machines PBX, PBX Military Radios New Features Plug-In Upgrades for Industry-tandard G7/G/G9 Improved R () Match Between Channels (3Ω max, G9 only) Guaranteed RFLT() Over ignal Range (Ω max) Improved Charge Injection (0pC max) Improved Off-Leakage Current Over Temperature (<n at + C) Withstand Electrostatic ischarge (0 min) per Method 30.7 Existing Features Low R () (3Ω max) ingle-upply Operation + to +3 Bipolar-upply Operation ±.V to ±2 Low Power Coumption (3µW max) Rail-to-Rail ignal Handling TTL/CMO-Logic Compatible Ordering Information PRT G7CJ G7CY G7C/ G7J G7Y TEMP. RNGE 0 C to +70 C 0 C to +70 C 0 C to +70 C -0 C to + C -0 C to + C P-PCKGE Plastic IP O ice* Plastic IP O Ordering Information continued at end of data sheet. * Contact factory for dice specificatio. G7/G/G9 Pin Configuratio/Functional iagrams/truth Tables TOP VIEW 2 N.C. 2 7 N.C. 2 7 2 7 GN 3 6 GN 3 6 GN 3 6 G7 G G9 IP/O IP/O IP/O G7 G G9 0 0 0 2 N.C. = NO TERNL CNECTI E HOWN FOR "0" PUT Maxim Integrated Products For free samples & the latest literature: http://www.maxim-ic.com, or phone -00-99-00

Improved, PT/PT nalog witches G7/G/G9 BOLUTE MXIMUM RTG Voltage Referenced to...v GN...2V...(GN - 0.3V) to ( + 0.3V) igital Inputs V, V (Note )...( - 2V) to ( + 2V) or 30m (whichever occurs first) Continuous Current (any terminal) (Note )...30m Peak Current, or (pulsed at ms, 0% duty cycle max)..00m Continuous Power issipation (T = +70 C) Plastic IP (derate 9.09mW/ C above +70 C)...727mW O (derate.mw/ C above +70 C)...7mW CERIP (derate.00mw/ C above +70 C)...60mW Operating Temperature Ranges G_C_...0 C to +70 C G...-0 C to + C G_K...- C to +2 C torage Temperature Range...-6 C to +0 C Lead Temperature (soldering, 0sec)...+300 C Note : ignals on,, or exceeding or are clamped by internal diodes. Limit forward current to maximum current ratings. tresses beyond those listed under bsolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. ELECTRICL CHRCTERITIC ual upplies ( = +V, = -V, = V, GN =, = 0.V, VH = 2.V, T = TM to TMX, unless otherwise noted.) PRMETER nalog ignal Range rain-ource On-Resistance YMBOL V _, V R () (Note 3) = 3.V, = -3.V, V = ±, I = -0m CITI M TYP MX (Note 2) - C, 3 30 T = T M to T MX UNIT V Ω On-Resistance Match Between Channels (Note ) R () = V, = -V, 3 V = ±, I = -0m T = T M to T MX Ω On-Resistance Flatness (Note ) R FLT() = V, = -V, V = ±V, I = -0m T = +2 C T = T M to T MX 6 Ω ource-off Leakage Current (Note ) rain-off Leakage Current (Note ) rain-on Leakage Current (Note ) I () I () I () ± ± = 6.V, = -6.V, -0.2 0.2 V = ±.V, T = T M to C, - V =.V T MX - -0.2 0. 0.2 G7/ = 6.V, G T = T M to C, - = -6.V, T MX - V = ±.V, -0.7-0. 0.7 V =.V G9 T = T M to C, -0 0 T MX -0 0-0. 0. G7/ G C, -0 0 = 6.V, = -6.V, V = ±.V, V = ±.V G9 T = T M to T MX T = T M to T MX C, -0 0-0.7 0.7-0 0-0 0 n n n 2

Improved, PT/PT nalog witches ELECTRICL CHRCTERITIC ual upplies (continued) ( = +V, = -V, = V, GN =, V L = 0.V, V H = 2.V, T = T M to T MX, unless otherwise noted.) PRMETER PUT Logic Input Current with Input Voltage High Logic Input Current with Input Voltage Low YNMIC Turn-On Time I H I L t C () V = 2.V V =, f = MHz, Figure, -0. 0.00 0. V = 0.V -0. 0.00 0. G7/G, V = ±, Figure 2 Turn-Off Time t G7/G, V = ±, Figure 2 T = T M to T MX Traition Time t TRN G9, V = ±, Figure 3 T = T M to T MX Break-Before-Make Interval Charge Injection (Note 3) Off-Isolation Rejection Ratio (Note 6) Crosstalk (Note 7) rain Off-Capacitance ource Off-Capacitance YMBOL t Q OIRR C () CITI T = T M to T MX G9, V = V 2 = ±, Figure, VGEN =, Figure, = 00Ω, C L = pf, f = MHz, Figure 6, G9, = 0Ω, C L = pf, f = MHz, Figure 7, V =, f = MHz, Figure, M TYP MX (Note 2) 3 00 7 60 3 0 6 7 UNIT pc db db pf pf G7/G/G9 rain-ource On-Capacitance C () or C () V =, f = MHz, Figure 9, G7/G G9 30 3 pf UPPLY Positive upply Current I+ = 6.V, = -6.V, V = or V T = T M to T MX - -0.000 - Negative upply Current I- = 6.V, = -6.V, V = or V T = T M to T MX - -0.000 - Logic upply Current I L = 6.V, = -6.V, V = or V T = T M to T MX - -0.000 - Ground Current I GN = 6.V, = -6.V, V = or V T = T M to T MX - -0.000-3

Improved, PT/PT nalog witches G7/G/G9 ELECTRICL CHRCTERITIC ingle upply ( = +2V, =, = V, GN =, V H = 2.V, V L = 0.V,, unless otherwise noted.) PRMETER nalog ignal Range rain-ource On-Resistance YNMIC R () Turn-On Time t G7/G, V = V, Figure 2 Turn-Off Time t G7/G, V = V, Figure 2 Break-Before-Make Interval t G9, = 000Ω, C L = 3pF, Figure Charge Injection (Note 3) UPPLY YMBOL V NLOG Positive upply Current I+ Negative upply Current I- Q CITI (Note 3) 0 2 V I = -0m, V = 3.V, = 0.V 0 00 Ω C L = 0nF, V GEN =, R GEN =, Figure ll channels on or off, = 3.2V, V L =.2V, V = or V ll channels on or off, = 3.2V, V L =.2V, V = or V M TYP MX (Note 2) 0 0 60 2 0-0.000-0.000 UNIT pc Logic upply Current I L ll channels on or off, V L =.2V, V = or V Ground Current I GN ll channels on or off, V L =.2V, V = or V -0.000-0.000 Note 2: Typical values are for design aid only, are not guaranteed, and are not subject to production testing. The algebraic convention where the most negative value is a minimum and the most positive value a maximum is used in this data sheet. Note 3: Guaranteed by design. Note : On-resistance match between channels and flatness is guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog range. Note : Leakage parameters I (), I (), and I () are 00% tested at the maximum rated hot temperature and guaranteed by correlation at +2 C. Note 6: Off-Isolation Rejection Ratio = log (V /V ), V = output, V = input to off switch. Note 7: Between any two switches.

Improved, PT/PT nalog witches Typical Operating Characteristics (, unless otherwise noted.) R() (Ω) R() (Ω) 0 0 3 30 2 0 70 60 0 0 30 -REITNCE vs. V N POWER-UPPLY VOLTGE : = V, = -V B: =, = - C: = V, = -V : = 2, = -2 - -0 0 0 = 2V = V (V) -REITNCE vs. V N TEMPERTURE B T = +2 C T = + C C G7-0 G7-0 R() (Ω) -LEKGE (n) 3 30 2 0 00 0 0. 0.0 = V = -V -REITNCE vs. V N TEMPERTURE T = + C T = +2 C T = - C - -0 0 0 V (V) -LEKGE CURRENT vs. TEMPERTURE = 6.V = -6.V V = ±V V = V ± G7-02 G7-0 R() (Ω) -LEKGE (n) 0 00 0 60 0 00 0 0. 0.0 = -REITNCE vs. V (GLE UPPLY) = V = 0 0 V (V) = V = 2 -LEKGE CURRENT vs. TEMPERTURE = 6.V = -6.V V = ±V V = ±V G7-03 G7-06 G7/G/G9 0.00 0.00 0 0 0 V (V) 0.000-7 2 2 TEMPERTURE ( C) 0.000-7 2 2 TEMPERTURE ( C) 60 0 = V = -V CHRGE JECTI vs. NLOG VOLTGE G7-07 00 0 UPPLY CURRENT vs. TEMPERTURE : I+ at = 6.V B: I- at = -6.V C: I L at V L = V G7-0 Q (pc) 0 - I+, I-, IL () 0. 0.0 B C -0 0.00-60 - - -0-0 0 V (V) 0.000-7 2 2 TEMPERTURE ( C)

Improved, PT/PT nalog witches G7/G/G9 Pin escription G7 P G G9 NME FUNCTI nalog-witch ource Terminal (normally closed) nalog-witch ource Terminal (normally open) 2 nalog-witch ource Terminal (normally closed) 2 2 N.C. No Internal Connection 3 3 3 GN Logic Ground nalog-ignal Positive upply Input Logic-Level Positive upply Input 6 6 6 Logic-Level Input 7 7 7 nalog-ignal Negative upply Input nalog-witch rain Terminal 2 nalog-witch ource Terminal 2 (normally open) pplicatio Information Operation with upply Voltages Other than ±V Using supply voltages other than ±V reduces the analog signal range. The G7/G/G9 switches operate with ±.V to ±2 bipolar supplies or with a + to +3 single supply; connect to when operating with a single supply. lso, all device types can operate with unbalanced supplies, such as +2V and -V. must be connected to +V to be TTL compatible, or to for CMO-logic level inputs. The Typical Operating Characteristics graphs show typical on-resistance with ±2, ±V, ±, and ±V supplies. (witching times increase by a factor of two or more for operation at ±V.) Overvoltage Protection Proper power-supply sequencing is recommended for all CMO devices. o not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices. lways sequence on first, followed by,, and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with the supply pi for overvoltage protection (Figure ). V g dding diodes reduces the analog signal range to V below and V above, without affecting low switch resistance and low leakage characteristics. evice operation is unchanged, and the difference between and should not exceed +V. G_ Figure. Overvoltage Protection Using External Blocking iodes 6

Improved, PT/PT nalog witches Test Circuits/Timing iagrams PUT OUTPUT +3V 0% t Figure 2. G7/G witching Time t t R < t F < 0.9 x 0.9 x PUT WVEFORM VERTE FOR E THT HVE THE OPPOITE ENE. PUT PUT +V +V GN -V C L CLUE FIXTURE N TRY CPCITNCE. R = V ( L ) + R ( ) G7 G 300Ω OUTPUT C L 3pF G7/G/G9 PUT +3V 0% t TRN t R < t F < t TRN +V +V 2 G9 000Ω C L 3pF OUTPUT 2 0. x 2 0. x PUT GN -V C L CLUE FIXTURE N TRY CPCITNCE. Figure 3. G9 Traition Time 7

Improved, PT/PT nalog witches G7/G/G9 Test Circuits/Timing iagrams (continued) PUT OUTPUT OUTPUT 2 +3V 2 0% t 0.9 x Figure. G9 Break-Before-Make Interval t 0.9 x + PUT, 2 2 +V +V GN -V 300Ω C L CLUE FIXTURE N TRY CPCITNCE. G9 C L 3pF V GEN +V GN +V G7 G G9 C L 0nF Q = x C L EPEN CFIGURTI; PUT POLRITY ETERME BY ENE OF. -V V = +3V Figure. Charge Injection

Improved, PT/PT nalog witches Test Circuits/Timing iagrams (continued) IGNL GENERTOR 0dBm NETWORK NLYZER +V 0nF or 2 GN Figure 6. Off-Isolation Rejection Ratio +V G7 G G9 -V 0nF or 2.V IGNL GENERTOR 0dBm NETWORK NLYZER or 2.V 0nF Figure 7. G9 Crosstalk 2 +V GN +V -V G9 0nF 0Ω G7/G/G9 0nF +V +V G7 G G9 0nF +V +V G7 G G9 CPCITNCE METER f = MHz GN 0nF or 2.V CPCITNCE METER f = MHz GN 0nF or 2.V -V -V Figure. rain-ource Off-Capacitance Figure 9. rain-ource On-Capacitance 9