Especial Bump Bonding Technique for Silicon Pixel Detectors

Similar documents
Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09

1 INTRODUCTION 2 SAMPLE PREPARATIONS

Study of Solder Ball Bump Bonded Hybrid Silicon Pixel Detectors at DESY

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging

Next-Generation Packaging Technology for Space FPGAs

Passionately Innovating With Customers To Create A Connected World

Multi-chip Integration on a PLC Platform for 16X16 Port Optical Switch Using Passive Alignment Technique

Multilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding

Performance, Packaging, Price: Challenges for Sensor Research I. Eisele Fraunhofer EMFT

WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor

The Effect of Thermal Pad Patterning on QFN Voiding

Fluxless Soldering in Activated Hydrogen Atmosphere

Characteristics of Thermosonic Anisotropic Conductive Adhesives (ACFs) Flip-Chip Bonding

GEM at CERN. Leszek Ropelewski CERN PH-DT2 DT2-ST & TOTEM

LPSC424.xxx Low Profile Silicon Capacitor

Chapter 3 Basics Semiconductor Devices and Processing

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package

Solder Self-assembly for MEMS

Case Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis

Budapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints

Study of Electromigration of flip-chip solder joints using Kelvin probes

Additive technologies for the patterning of fine metal tracks onto flexible substrates

Mechanical Implications of High Current Densities in Flip-chip Solder Joints

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Hybrid Wafer Level Bonding for 3D IC

The Effect of Flux on the Wetting of Autocatalytic Ni-Cu-P by In-Sn Solder

Regents of the University of California

Electrical Conductive Adhesives with Nanotechnologies

OPTIMIZATION OF DIELECTRICS SURFACE PREPARATION FOR VACUUM COATING

Electron Attachment: A New Approach to H 2 Fluxless Solder Reflow for Wafer Bumping

Woo Jin Hyun, Ethan B. Secor, Mark C. Hersam, C. Daniel Frisbie,* and Lorraine F. Francis*

Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints

Effect of under-bump-metallization structure on electromigration of Sn-Ag solder joints

884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012

MEEN Nanoscale Issues in Manufacturing. Lithography Lecture 1: The Lithographic Process

Stress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method

Outline. Chemical Microsystems Applications. Microfluidic Component Examples Chemical Microsystems for Analysis Chemical Microsystems for Synthesis

Auger Electron Spectroscopy (AES) Prof. Paul K. Chu

HBM fine pitch micro pillar grid array probing evaluation

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Pattern Transfer- photolithography

Multilayer Ceramic Chip Capacitors

SYNTHESIS OF TIN, SILVER AND THEIR ALLOY NANOPARTICLES FOR LEAD-FREE INTERCONNECT APPLICATIONS

314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu

Instrumentation and Operation

Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications

Nanotechnology Fabrication Methods.

Self-Alignment with Copper Pillars Micro-Bumps for Positioning Optical Devices at Submicronic Accuracy

Solutions for Assignment-6

Through-Wafer Interconnects for High Degree of Freedom MEMS Deformable Mirrors

Nanosphere Lithography

Supporting Information

Figure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD

Lecture 0: Introduction

Lecture 21: Packaging, Power, & Clock

Avatrel Dielectric Polymers for Electronic Packaging

WW12C, WW08C, WW06C, WW04C, WW02C. Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B

ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

Temporary Wafer Bonding - Key Technology for 3D-MEMS Integration

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data

IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 6, NO. 3, MARCH

NUCLEAR TRANSMUTATION IN DEUTERED PD FILMS IRRADIATED BY AN UV LASER

Lead (Pb)-free Thick Film, Rectangular Commodity Chip Resistors

Wet Chemical Processing with Megasonics Assist for the Removal of Bumping Process Photomasks

EV Group. Enabling processes for 3D interposer. Dr. Thorsten Matthias EV Group

Fabrication Technology, Part I

Specification YGHR411-H

Micro/nano and precision manufacturing technologies and applications

SUPPLEMENTARY INFORMATION

Supplementary Information

Supplementary Information Our InGaN/GaN multiple quantum wells (MQWs) based one-dimensional (1D) grating structures

17/02/02 IMAPS Thermal Management La Rochelle

SUPPLEMENTARY FIGURES

WITH increasing demand on higher resolution display

TECHNICAL INFORMATION

Nordson MARCH Concord, CA, USA

Failure Mechanism for fine pitch micro bump in Cu/Sn/Cu system during Current Stressing

Driving force for diffusion and Fick s laws of diffusion

1. Features of Ceramic LED PKG

Nanostructures Fabrication Methods

Analyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4

Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress

Characterization of 3D thermal neutron semiconductor detectors

Multilayer Ceramic Chip Capacitors

Thin Wafer Handling Challenges and Emerging Solutions

Semi-Additive Process for Low Loss Build-Up Material in High Frequency Signal Transmission Substrates

MSN551 LITHOGRAPHY II

Key words Lead-free solder, Microelectronic packaging, RF packaging, RoHS compliant, Solder joint reliability, Weibull failure distribution

Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor

FRAUNHOFER INSTITUTE FOR SURFACE ENGINEERING AND THIN FILMS IST ATMOSPHERIC PRESSURE PLASMA PROCESSES

MIL-STD-883G METHOD DIE SHEAR STRENGTH

Development of high-z sensors for pixel array detectors

Transcription:

Especial Bump Bonding Technique for Silicon Pixel Detectors E. Cabruja, M. Bigas, M. Ullán, G. Pellegrini, M. Lozano Centre Nacional de Microelectrònica Spain

Outline Motivation Summary of bump bonding techniques Sn/Ag bumping Technique evaluation Conclusion

Motivation Hybrid Pixel Detectors present serious difficulties at packaging level. They have arrays of connection pads which have to be routed to the ROIC. Bump bonding flipchip connection is a good approach when the detector chip can be placed upside down (X rays) As the distance between pixels is very small and the number of bumps very high, only some of the bumping strategies are suitable. Among them, bump electroplating.

Motivation Sn/Ag electroplating has been chosen because: 1. It is leadfree. Ban directive for Pb Pbisan alpha particle emitter, so a soft error inducer. 2. It has a moderate eutectic melting point (221ºC) 3. It is suitable for X Ray detectors

Bump bonding flip chip technology Process steps: Rerouting Under Bump Metallisation (UBM) Bumping On substrate or on flip chip, depending on the application Flip chip Reflow, anneal or adhesive bonding Underfilling

Bumping technologies Evaporation through metallic mask Evaporation with thick photoresist Screen printing Stud bumping (SBB) Electroplating Electroless plating Conductive Polymer Bumps

Screen printing Process steps Stencil alignment Solder paste deposition with a squeegee Characteristics Minimum pitch: 150 µm Stencil printing thickness: 100-50 µm Same bump height Solder pastes: Sn/Pb, Sn/Pb/Ag, Sn/Ag, Sn/Sb Pb free pastes: In, Pd, Sn/Ag Most widespread Very high yield

Screen printing => Rerouting 150-400µm pitch implies that peripheral pads have to be re-distributed into an array in order to have access to all of them. Three-step process + UBM 2 polyimides 1 re-routing aluminum High cost: 4 masks + several Clean Room steps Not suitable for Pixel Detectors

Sn/Ag Electroplating: Flow Chart Device Passivation Zinc Al Pad Niquel (a) Zincation (b) Ni Electroless Ag (c) Ag Sputtering (d) Photolithography (e) Sn Electroplating (f) Photoresist etching (g) Ag chemical etching (h) Reflow

Sn Electroplating: Final Bump Sn/Ag Solder Bump Ni Electroless Device Passivation Sputtered Ag Al Pad Die

Sn electroplating: Process Flow Chart UBM deposition: Ni Electroless Seed layer deposition: Ag sputtering 700nm Photoresist processing AZ-4362 20µm Solder electroplating: Tin bath + wafer holder setup Photoresist removal: Organic solvent Seed layer removal: Especial bath Solder reflow: Glycerol bath

UBM + Seed layer definition Process steps Pad conditioning Ni electroless deposition Ag sputtering (700nm) Characteristics No need for electrodes Photolithography not required Bump material: Ni Minimum pitch 50 µm Bump diameter 20 µm Bump height 2 µm Ni Al Wafer Ag Caps

UBM: Ni Electroless SEM pictures taken after final Ni Electroless process. 2.5µm are deposited onto Al pads.

Sn Electroplating: Deposition rate 25 20 Thickness(µm) 15 10 5 first test second test 0 100 200 400 600 800 Current(mA) The deposition rate is proportional to the applied current, but too much current is responsible for a higher Sn roughness and also for a bad adhesion between Sn and Ag

After Photoresist removal Photoresist is removed using an organic solvent Sn muffins act as etch mask during Ag removal

Reflow in Glycerol After reflow in a glycerol bath: The bumps become spherical Ag disolves into Sn and forms the eutectic alloy Sn/Ag(3.5%)

Confocal Microscope: Sn Profile

Auger Spectroscopy Analysis Ag percentage in Sn Ag percentage 12 10 8 6 4 2 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Bump Height (µm)

Test Structure Design (I) Test structure made of two sides for flip chip: chip side (c side) and detector side (d side) Daisy chain structure kind such as if one bond fails ( bad bond ) the whole chain fails. N chains made of L bump bonds evenly distributed across the assembly for statistical calculation. N, L have to be properly chosen for the yield range of interest of the particular application. Case: 256 x 256 assembly (55 μm pitch) 504 chains of 50 bonds Chains connected to a central ground bus and to an array of probe card test pads (1x16) for fast easy test Automatic conductivity measurement of each chain

Test Structure Design (II) D side: Central ground bus Chains in columns Even distribution of chains

Assembly Central ground bus d-side Probe card test pads c-side

Conclusion A bumping technique allowing very fine pitch has been developed Yield tests are being carried out Other alternatives such as including Cu into the bumps are being taken into consideration