Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Similar documents
Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

Lecture 10, ATIK. Data converters 3

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

System on a Chip. Prof. Dr. Michael Kraft

Lecture 4, Noise. Noise and distortion

Electronic Circuits Summary

Sample-and-Holds David Johns and Ken Martin University of Toronto

SWITCHED CAPACITOR AMPLIFIERS

OPERATIONAL AMPLIFIER APPLICATIONS

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Design of Analog Integrated Circuits

Advanced Current Mirrors and Opamps

ECEN 610 Mixed-Signal Interfaces

EE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

ELEN 610 Data Converters

Operational amplifiers (Op amps)

EE247 Lecture 16. Serial Charge Redistribution DAC

Chapter 2 Switched-Capacitor Circuits

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA

Pipelined multi step A/D converters

EE100Su08 Lecture #9 (July 16 th 2008)

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor

Switched Capacitor: Sampled Data Systems

Input and Output Impedances with Feedback

Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

D is the voltage difference = (V + - V - ).

DESIGN OF CMOS ANALOG INTEGRATED CIRCUITS

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Operational amplifiers (Op amps)

EE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters

1 Introduction 1. 2 Elements of filter design 2. 3 FPAA technology Capacitor bank diagram Switch technology... 6

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

EXAMPLE DESIGN PART 2

Nyquist-Rate D/A Converters. D/A Converter Basics.

Summary Last Lecture

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

EXAMPLE DESIGN PART 2

Data Converter Fundamentals

I. Frequency Response of Voltage Amplifiers

Discrete-Time Filter (Switched-Capacitor Filter) IC Lab

PHYS225 Lecture 9. Electronic Circuits

Stability and Frequency Compensation

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon

ECE 546 Lecture 11 MOS Amplifiers

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

D/A Converters. D/A Examples

Homework Assignment 11

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Lecture 17 Date:

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20

Successive Approximation ADCs

Nyquist-Rate A/D Converters

Oversampling Converters

EE 508 Lecture 22. Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration

Homework Assignment 08

EE 508 Lecture 31. Switched Current Filters

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off

Lecture 37: Frequency response. Context

Operational Amplifiers

Advances in Radio Science

Lecture 4: Feedback and Op-Amps

Switched-Capacitor Filters

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy

Chapter 10 Feedback. PART C: Stability and Compensation

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology

EE247 Analog-Digital Interface Integrated Circuits

Systematic Design of Operational Amplifiers

PURPOSE: See suggested breadboard configuration on following page!

Problem Set 4 Solutions

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

FILTER DESIGN FOR SIGNAL PROCESSING USING MATLAB AND MATHEMATICAL

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

Deliyannis, Theodore L. et al "Active Elements" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

9. Switched Capacitor Filters. Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Sophomore Physics Laboratory (PH005/105)

Section 4. Nonlinear Circuits

H(s) = 2(s+10)(s+100) (s+1)(s+1000)

ECE 255, Frequency Response

Introduction to CMOS RF Integrated Circuits Design

FEEDBACK AND STABILITY

Transcription:

Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties SC parasitics 155 of 529

What will we do today? Switched capacitor circuits with non-ideal effects in mind What should we look out for? What is the impact on system performance, like filters. Continuous-time filters Active-RC Transconductance-C Second-order links Leapfrog filters Mainly overview 156 of 529

A list of non-ideal effects in SC System Parasitics Noise OP Offset error Gain Bandwidth (output impedance) Slew rate Noise Switches On-resistance Clock feed through, Charge injection Jitter 157 of 529

An example SC accumulator to work on Phase 1: q1 nt =C 1 V 1 nt, q2 nt =C 2 V 2 nt Phase 2: q1 nt =0, q2 nt =C 2 V 2 nt v2 t v 1 t Charge preservation: q2 nt =q2 nt V 2 nt =V 2 nt q1 nt q 2 nt = q1 nt q2 nt = q 2 nt T Laplace transform V 2 ( z) / C 1 V 1 ( z)= C 2 ( 1 z ) V 2 ( z) = 1 V 1 ( z) 1 z 1 158 of 529

Impact of offset error Due to mismatch in differential pair, we will have an offset at the input of our amplifier I = V 2eff I = V 2eff The offset error is in the order of v2 t v 1 t 2 V I V eff eff V eff = = = gm 2ID 2 V eff With the help of gain, we can propagate any mismatch back to the input which results in a constant voltage, v x, on (one of) the input(s) 159 of 529

Impact of offset error, cont'd Phase 1 q 1 nt =C 1 v 1 nt v x, q 2 nt =C 2 v 2 nt v x Phase 2 q 1 nt =0, q 2 nt =C 2 v 2 nt v x Charge preservation q1 nt q 2 nt = q1 nt q2 nt v2 t v 1 t q 2 nt =q 2 nt T v 2 nt =v 2 nt T C 1 v 1 n T C 1 v x C 2 v 2 nt C 2 v x =C 2 v 2 nt T C 2 v x vx C 1 /C 2 v x C 1 /C 2 C 1 V 1 z C 2 V 2 z =C 2 V 2 z z V 2 z = V 1 z 1 1 1 2 1 z 1 z 1 z vx ooops! Output is ramped due to offset! 160 of 529

Impact of gain errors Phase 1 q 1 nt =C 1 v 1 nt v 2 nt v 2 nt q nt =C v nt, 2 2 2 A0 A0 Phase 2 v nt q 1 nt =0, q 2 nt =C 2 v 2 nt 2 A0 v2 t v 1 t Charge preservation q1 nt q 2 nt = q1 nt q2 nt, q 2 nt =q 2 nt T v 2 nt =v 2 nt T 1 1 C 1 v 1 n T = v 2 nt C 2 1 C 2 1 v 2 nt T A0 A0 A0 161 of 529

Impact of gain errors, cont'd Compiled V 2 z = V 1 z C 1 /C 2 1 1/ A0 C 1 /C 2 z 1 A0 1 1 v2 t v 1 t Introduces a gain error and a pole shift (!) Lossy integrator, i.e., a low-pass filter with a DC gain of 1 V 2 (1) 1+ 1/ A0 = = A0 V 1 (1) 1 A0 + 1 162 of 529

Impact of bandwidth The speed (bandwidth) of the OP is given by the unity-gain frequency and feedback factor 1/ 1/ H s = = 1 1 s / p 1 1 1 A s A0 v2 t v 1 t 1 / 1/ s s 1 1 A0 p1 ug This means that the output will follow a step response according to: v 2 nt t =v 2 nt V 2 1 e t ug Notice that the feedback factor varies with different phases! 163 of 529

Impact of bandwidth, cont'd Phase 2: discharging C 1 is instantaneous. V 2 cannot change either, since charge on C 2 is maintained due to the infinitely fast switch. Phase 1: we re-charge C 1 and settling of V 2 v2 t v 1 t will determine how fast we can do that. A first-order, lazy approximation: v 2 nt =v 2 nt v 1 nt (ideal) v 2 nt t =v 2 n T v 2 nt v 1 nt v 2 nt 1 e t v 2 nt ug (actual) v 2 nt =v 2 nt v 1 nt 1 e ug B 164 of 529

Impact of bandwidth, cont'd Compiled (notice the approximation, in reality an additional time-shifted gain component too!): V 2 z C 1 /C 2 B V 1 z z 1 v2 t v 1 t Ideal Less of a problem in this case, in a first-order analysis, it results in a gain error. The ideal-switch assumption and charge preservation forces the accumulation to not be lossy. The clock frequency, f s, is hidden in the equation and if ug 2 f s, the B is a rather small value! 165 of 529

Impact of slew rate Slew rate is a non-linear function. The output will now follow: I max v 2 nt t =v 2 nt t CL Within a phase, we are able to reach v 2 t v 1 t I max v 2, max = CL Generic analysis hard, since only large voltage steps are affected If SR is not avoided we have a highly distorted signal! 166 of 529

Impact of noise Noise due to a switch in Nyquist band: 2 v C ( f )=4 k T R equiv = 4k T f s C 1 v2 t Noise from operational amplifier: v 2 t v 1 t Given by input-referred noise voltage: 2 v op (f) Noise is sampled, i.e., aliased At the sampling instant, the noise voltage at the input of the OP is sampled. C.f. offset error C 1 /C 2 + V X ( z ) 1 z 167 of 529

Impact of noise, cont'd The super function C 1 /C 2 2 S out z = H z S i n z S i n z 1 z 2 The transfer function (in this case) modifies the noise to the output and noise is integrated too. v2 t v 2 t v 1 t Beware! Continuous-time noise vs sampled noise. (When do you measure the noise)? 168 of 529

Impact of on-resistance v2 t Similar to limited bandwidth, but now a bit more accurate step-by-step approach: R q1 =C 1 v 1 1 e =C 1 v 1 B B v 2 t v 1 t q 1 R C q1 T =C 1 e =q 1 A A 1 q1 (T ) q 1 (T ) q1 (T + τ)=c 1 + C 1 v 1 (T + τ) B ( ) q1 (T + τ)= A q1 ( τ)+ ( C 1 v 1 (T + τ) q1 ( τ) A ) B= A2 q1 ( τ)+ C 1 v 1 (T + τ) B Laplace 0.5 2 Q 1 ( z) z =A Q 1 ( z) z 0.5 0.5 + C 1 V 1 ( z ) z B Q 1 ( z)= C 1 V 1 ( z) 2 1 A z 1 169 of 529

Impact of on-resistance, cont'd Charge accumulation and preservation must still hold q1 (nt )+ q 2 (nt )=q1 (nt τ)+ q 2 (nt τ) Be careful with which charge is which... A Q 1 ( z) z 0.5 + C 2 V 2 ( z) z 0.5=Q 1 ( z ) z 0.5 + C 2 V 2 ( z) z 0.5 C 1 V 1 ( z) ( A 1 ) =C 2 V 2 ( z) (1 z) 2 1 1 A z v 2 t Finally, we get that small time shift (additional pole, close to the origin) V 2 z C 1 /C 2 B = 2 1 V 1 z 1 A z z 1 v2 t v 1 t Ideal 170 of 529

Impact of charge feed-through Channel charge injection qch (nt ) W L C ox ( V x V 1 (nt ) ) v2 t Clock feed-through qcft (nt )=C ol ( V y V 1 (nt ) ) v 2 t v 1 t One signal-dependent part and one constant Gain error C 1 ' =C 1 + Δ C Offset accumulation, W L C ox V x + C ol V y The errors can be reduced to nearly zero using e.g. differential signals, switch dummies, and careful sizing. 171 of 529

Impact of jitter Sampling instant will be varying nt '=nt T where T might be a stochastic and/or v2 t signal-dependent component v 1 t =sin t. i.e., v 1 nt =sin nt Taylor v 2 t v 1 t v 1 t v 1 nt T v 1 nt v 1 nt t Example v 1 nt T =sin nt cos T cos nt sin T sin nt T cos nt The higher signal frequency the worse! 172 of 529

Conclusions SC building blocks Many, many possible error sources Today we've looked at different ways to model and address them and their different impacts Notable error impacts Offset accumulation Overall gain error Shifted pole (lossy integrator) Parasitic pole ( nonlinear integration) Nonlinearity (distortion) Jitter 173 of 529

Continuous-time filters Filters and filtering functions are everywhere... Band-select Anti-aliasing Reconstruction filters 174 of 529

Continuous-time filters A general transfer function for a linear system is given by 2 Y s a 0 a 1 s a2 s H s = = X s b 0 b 1 s b2 s 2 Rewrite in its original ODE form Y (s) ( b 0+ b1 s+ b2 s2 + )= X ( s) ( a 0+ a1 s+ a 2 s 2+ ) Invert to get integrations rather than derivations, and scale 1 1 1 1 Y s = X s 0 1 2 2 Y s 1 2 2 s s s s Create a recursive set of integrations 1 1 1 Y s = 0 X s 1 X s 1 Y s 2 X s 2 Y s s s s 175 of 529

Continuous-time filters, flow graph Manipulation Replacing with integrators Feedback, etc. 176 of 529

Active-RC Summation of different inputs is done with the resistors, i.e., we are summing up the currents in the virtual ground node: V 1 (s) V 2 ( s) V out ( s) s C L =I 1 ( s)+ I 2 ( s)+ I 3 (s)= + + R1 R2 Which combined gives us the integration V out ( s)= V 1 (s ) V 2 ( s) + s C L R1 s C L R2 v3 v2 v1 R3 C R2 R1 v out 177 of 529

Example, first-order pole with active-rc Sum the currents in the virtual ground: V i n s V out s V out s s C 2 = R4 R8 such that V out s R8 / R 4 = V i n s s 1 1/C 2 R 4 R4 R8 178 of 529

Example: Tow-Thomas, Biquad,... Second-order link cascaded to form overall transfer function R1 R2 R3 R8 R7 R9 V out R4 R5 R6 Vin Output isolated and buffered with OP 179 of 529

Single-pole formed with single RC at output or input 180 of 529

Ladder networks Use a reference filter A [db] L2 Ri V out 20 V in C3 RL 0.1 1 2 f [khz] Optimum wrt. sensitivity (exercises in lessons) 181 of 529

State-space representation Note the voltages and currents through the ladder network X1 E X3 X2 X 5 =V out X4 E =V i n, X 1=V 1, X 2=R I 2, X 3=V 3, X 4= R I 4, 182 of 529

Continuous-time filter implementation Gm-C 183 of 529

Leapfrog filters See the handouts for state-space realization and implementations http://www.es.isy.liu.se/courses/anik/download/filterref/anti K_0NNN_LN_leapfrogFiltersOH1_A.pdf http://www.es.isy.liu.se/courses/anik/download/filterref/anti K_0NNN_LN_leapfrogSynthesisExtra1_A.pdf http://www.es.isy.liu.se/courses/anik/download/filterref/anti K_0NNN_LN_leapfrogSynthesisExtra2_A.pdf http://www.es.isy.liu.se/courses/anik/download/switcapref/a NTIK_0NNN_LN_switcapHandout_B.pdf 184 of 529

What did we do today? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system performance, like filters. Continuous-time filters The way forward, and the background to generate the filters. OTA-C, Gm-C, and active-rc 185 of 529

What will we do next time? Continuous-time filters Wrap-up and some more conclusions Discrete-time filters Simulation of the continuous-time filters 186 of 529