Low-Sensitivity, Highpass Filter Design with Parasitic Compensation
|
|
- Patrick Butler
- 6 years ago
- Views:
Transcription
1 Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Introduction This Application Note covers the design of a Sallen-Key highpass biquad. This design gives low component and op amp sensitivities. It also shows how to compensate for the op amp s bandwidth (pre-distortion) and parasitic capacitances. A design example illustrates this method. These biquads are also called KRC or VCVS [voltage-controlled, voltage-source]. Changes in component values over process, environment and time affect the performance of a filter. To achieve a greater production yield, the filter needs to be insensitive to these changes. This Application Note presents a design algorithm that results in low sensitivity to component variation. See [6] for information on evaluating the sensitivity performance of your filter. To achieve the best production yield, the nominal filter design must also compensate for component and board parasitics. The components are pre-distorted [5] to compensate for the op amp bandwidth. This Application Note expands the pre-distortion method in [5] to include compensation for parasitic capacitances. This method is valid for either voltage-feedback or current-feedback op amps. Parasitic Compensation To pre-distort your filter components and compensate for parasitic capacitances:. Use the method in [5] to include the op amp s effect on the filter response. The result is a transfer function of the same order whose coefficients include the op amp group delay (τ oa ) evaluated at the passband edge frequency (f c ).. For all parasitic capacitances in parallel with capacitors: Add the capacitors together Simplify the resulting coefficients Use the sum of time constants form for the coefficients when possible 3. For all parasitic capacitances in parallel with resistors: Replace the resistor R x in the filter transfer function with the parallel equivalent of R x and C p. Rx Rx R C s,s j + x p Alter this impedance to a convenient form and simplify: Do not create new terms (a coefficient times a new power of s) in the transfer function after simplifying OA-9 Kumen Blake October 996 The most useful approximations are: Rx Rx RxCps ( + RxCps) ( ) RCs x p Re x These approximations are valid when: << RC x p Convert ( + R x C p s) to the exponential form (a pure time delay) when it multiplies, or divides, the entire transfer function Do not change the gain at p in allpass sections When simplifying, discard any terms that are products of the error terms (kτ oa and R x C p ); they are negligible Use the sum of time constants form for the coefficients when possible Use an op amp with adequate bandwidth (f 3dB ) and slew rate (SR): f 3dB 0f H SR > 5f H V peak where f H is the highest frequency in the passband of the filter, and V peak is the largest peak voltage. This increases the accuracy of the pre-distortion algorithm. It also reduces the filter s sensitivity to op amp performance changes over temperature and process. Make sure the op amp is stable at a gain of A V K. KRC Highpass Biquad Design The biquad shown in Figure is a Sallen-Key highpass biquad. V in needs to be a voltage source with low output impedance. The transfer function is: Vo Vin + H s p s + pq p p s Low-Sensitivity, Highpass Filter Design with Parasitic Compensation OA-9 00 Corporation AN0796
2 OA-9 KRC Highpass Biquad Design (Continued) K + R f Rg H K RC 5 RC 5 3 RC 4 3 K ( pqp) + ( ) RRCC p FIGURE. Highpass Biquad To achieve low sensitivities, use this design algorithm:. Partition the gain for good Q p sensitivity and dynamic range performance: Use a low noise amplifier before this biquad if you need a large gain Select K with this empirical formula:, 0. Qp. K. Qp 0.9 Q 0.,. < Q p < 5 p These values also reduce the op amp bandwidth s impact on the filter response. This biquad s sensitivities are too high when Q p 5. Select an op amp with adequate bandwidth (f 3dB ) and slew rate (SR): f 3dB f H f 3dB 0f c SR > 5f H V peak where f H is the highest signal frequency, f c is the corner frequency of the filter, and V peak is the largest peak voltage. Make sure the op amp is stable at a gain of A v K. 3. For current-feedback op amps, use the recommended value of R f for a gain of A V K. For voltage-feedback op amps, select R f for noise and distortion performance. Then set R g for the correct gain: Rg Rf K 4. Initialize the resistance level. R R 4 R 5 Increasing R will: Increase the output noise Reduce the distortion Improve the isolation between the op amp outputs and C and C 3 Make the parasitic capacitances a larger fraction of C and C 3 5. Initialize the capacitance level, and the component ratios C c 3 C and r 3 R5 R : 4 c ( pr) c Q c K p ( + ) r max 0.0, Qp ( + c ) c 6. Recalculate C and initialize the capacitors: rq p c + + 4Qp K r C C c C3 cc 7. Set C and C 3 to the nearest standard values.
3 KRC Highpass Biquad Design (Continued) 8. Recalculate C, C, R and r : C CC3 C c 3 C R pc 4Q c K p r Qp ( + c ) c 9. Calculate the resistors: R R4 r R5 rr The component sensitivity formulas are in the table below. The sensitivities formulas are in the table below. The sensitivities to α i K are a measure of this biquad s sensitivity to the op amp group delay [5]. To evaluate this biquad is sensitivity performance, use the method in [6]. H Q p αi Sα Sα Sα i i C 0 Q r p c C3 0 Q r p c R4 0 K Q c ( ) p + r R5 0 K Q c ( ) p + r K Rf 0 c ( K ) Qp K r Rf K K 0 ( K ) Q c p r K 0 K Q c p r KRC Highpass Biquad Parasitic Compensation To pre-distort this biquad, and compensate for the [parasitic] non-inverting input capacitance of the op amp (C ni ), do the following (see Appendix A for the derivation of the formulas):. Start the iterations by ignoring the parasitics: τ 0 τ 4 0 p. Estimate the pre-distorted values of p and Q p ( p(pd) and Q p(pd) that will compensate for τ oa and C ni : p(pd) p(nom) τ4 p(nom) Qp(pd) Qp(nom) p(pd) Qp(nom) τp(pd) p(nom) Where p(nom) and Q p(nom) are the nominal values of p and Q p 3. Recalculate the resistors and capacitors using p(pd) and Q p(pd) : RRCC p(pd) RC 5 RC 5 3 RC 4 3 ( K ) p(pd) Qp(pd) + The Design Example accomplishes this by recalculating R and r, then R 4 and R 5 : R p(pd) C + + 4Q c K p(pd) + r Qp(pd) ( + c ) c R4 R r R5 rr 4. Calculate the resulting parasitic correction factors: τ R 4 C ni τ 4 Kτ oa R 4 C 3 +R 4 R 5 (C +C 3 )C ni 5. Calculate the resulting filter response parameters p and Q p p p(pd) + τ4 p(pd) Qp(pd) Qp p + Qp(pd) τp p(pd) 6. Repeat steps -5 until: p p(nom) Q p Q p(nom) OA-9 3
4 OA-9 KRC Highpass Biquad Parasitic Compensation (Continued) 7. Estimate the high frequency gain: H K + τ4p(pd) If this reduces the gain too much, then repartition the gain Design Example The circuit shown in Figure is a 3rd-order Butterworth highpass filter. Section A is a buffered single pole section, and Section B is a highpass biquad. Use a voltage source with low output impedance, such as the CLC buffer, for V in : The nominal filter specifications are: f c 50MHz (passband edge frequency) f s 0MHz (stopband edge frequency) f H 00MHz (highest signal frequency) A p 3.0dB (maximum passband ripple) A s 40dB (minimum stopband attenuation) H 0dB (passband voltage gain) FIGURE. Highpass Filter The 3rd-order Butterworth filter [-4] meets our specifications. The pole frequencies and quality factors are: Section A B p /π [MHz] Q p [ ].000 Overall Design. Restrict the resistor and capacitor ratios to:. 0. c,r 0 3. Use % resistors (chip metal film, 06 SMD) 4. Use 5% capacitors (ceramic chip, 06 SMD) 5. Use standard resistor and capacitor values Section A Design and Pre-distortion:. Use the CLC. This is a close-loop buffer. f 3dB 800MHz > f H 00MHz f 3dB 800MHz > 0f c 500MHz SR 3500V/µs, while a 00MHz, V pp sinusoid requires more than 00V/µs τ oa 0.8ns at 0MHz C ni().3pf (input capacitance). Select R A for noise, distortion and to properly isolate the CLC s output and C A. The pre-distorted value of R A, that also compensates for C ni(), is [5]: RA p τ oa CA + Cni() The results are in the table below: The Initial Value column shows ideal values that ignore any parasitic effect The Adjusted Value column shows the component values that compensate for C ni() and CLC is group delay (τ oa ) The Standard Value column shows the nearest standard % resistors and 5% capacitors Component Initial Value Standard Adjusted C A 30pF 30pF 30pF R A 06Ω 9.8Ω 93.Ω C ni().3pf.3pf Section B Design:. Since Q p.000, set K B to.00. Use the CLC446. This is a current-feedback op amp f 3dB 400MHz > f H 00MHz f 3dB < 0f c 500MHz; the design will be sensitive to the op amp group delay SR 000V/µs > 000V/µs (see Item # in Section A Design ) τ oa 0.56ns at 0MHz C ni(446).0pf (input capacitance) 3. Use the CLC446 s recommended R f at A v.0: R fb 453Ω Then leave R gb open so that K B Initialize the resistor level: R 00Ω 5. Initialize the capacitor level, and the component ratios: C 3.83pF π( 50.00MHz) ( 00Ω) c r max 0.0, { } 6. Recalculate C and initialize the capacitors: C 0.7 C B 89.3pF C 3B.3pF 7. Set the capacitors to the nearest standard values: C B 9pF C 3B pf 8. Recalculate the capacitor level and ratio, and the resistor level and ratio: 4
5 Design Example (Continued) 9. Calculate the resistors: R 4B 34Ω R 3B 3.Ω 0. The sensitivities for this design are: αi C ( 9pF) ( pf) 3.64pF pf c 0.09 ( 9pF) R π ( 50.00MHz) ( 3.64pF) 00.6Ω r C B C 3B R 4B R 5B R fb R gb K Section B Pre-distortion:. The design gives these values: p(nom) π(50.00mhz) Q p(nom).000 K B.00 C B 9pF C 3B pf. Iteration shows the initial design results. Iterations -4 pre-distort R 4B and R 5B to compensate for the CLC446 s group delay, and for C ni(446) : Iteration # 3 4 [MHz] p(pd) π Q p(pd) [ ] R [Ω ] r [Ω ] R 4B [Ω ] R 5B [Ω ] τ [ns] τ 4 [ns] Iteration # 3 4 [MHz] p π Q p [ ] The midband gain estimate is: H 0.770[/V/V]. Iteration [V/V]. Iteration 4 The simulations gave a lower value for H. Increasing K could help overcome this loss, but would also increase the sensitivities. 3. The resulting components are: Component Initial Value Standard Adjusted C B 9pF 9pF 9pF C 3B pf pf pf C ni(446).0pf.0pf R 4B 34Ω 68Ω 67Ω R 5B 3.Ω 8.5Ω 8.7Ω R fb 453Ω 453Ω 453Ω R gb Figure 3 and Figure 4 show simulated gains. The curve numbers are:. Ideal (Initial Design Values, τ oa 0,C ni 0). Without pre-distortion (Initial Design Values, τ oa 0, C ni 0) 3. With pre-distortion (Pre-distorted Values, τ oa 0, C ni 0) FIGURE 3. Simulated Filter Magnitude Response OA-9 5
6 OA-9 Design Example (Continued) SPICE Models SPICE Models are available for most of Comlinear s amplifiers. These models support nominal DC, AC, AC noise and transient simulations at room temperature. We recommend simulating with Comlinear s SPICE model to: Predict the op amp s influence on filter response Support quicker design cycles Include board and component parasitic models to obtain a more accurate prediction of the filter s response. To verify your simulations, we recommend bread-boarding your circuit. Summary FIGURE 4. Simulated Filter Magnitude Response This application Note contains an easy to use design algorithm for a low sensitivities Sallen-Key highpass biquad. Designing for low p and Q p sensitivities gives: Reduced filter variation over process, temperature and time High manufacturing yield Lower component cost A low sensitivity design is not enough to produce high manufacturing yields. This Application Note shows how to compensate for the op amp bandwidth, and for the [parasitic] input capacitance of the op amp. This method also applies to any other component or board parasitics. The components must also have low enough tolerance and temperature coefficients. Appendix A Derivation of Pre-distortion and Parasitic Capacitance Compensation Formulas To pre-distort this filter, and compensate for the [parasitic] input capacitance of the op amp C ni ):. Use the method in [5] to include the op amp s effect on the filter response. The result is: H s Vo p τ e Vin s s + + pq p p where the op amp group delay (τ oa ) is evaluated at the passband edge frequency (f c ), and: oa s RC 5 RC 5 3 RC 4 3 K ( pqp) + ( ) RRCC K RC p τoa 4 3 K + R f Rg H K 6
7 Appendix A Derivation of Pre-distortion and Parasitic Capacitance Compensation Formulas (Continued). Since C ni is in parallel with R 4, replace R 4 with the parallel equivalent of R 4 and C ni : R4 R4 + R4Cnis H R 4 C 3 R 5 C + K τoa τ oas s e V + R C s o 4 ni Vin R4C3( K) + + R5( C+ C3) s + R4Cnis R4C3( R5C+ Ktoa ) + + R4Cnis s 3. After simplifying, we obtain: H s V p o τ oas e Vin s s + + ( pqp) p where : t t ( pqp) + τ RC 5 + RC 5 3 RC 4 3( K ) τ R4Cni p τ3 + τ 4 τ3 R4RCC 5 3 τ4 KτoaR4C3 + R4R5( C+ C3) Cni K + R f Rg H K ( τ3) ( τ3 + τ4) Appendix B Bibliography. R. Schaumann, M Ghausi and K. Laker, Design of Analog Filters: Passive, Active RD, and Switched Capacitor. New Jersey: Prentice Hall, A. Zverev, Handbook of FILTER SYNTHESIS. John Wiley & Sons, A. Williams and F. Taylor, Electronic Filter Design Handbook. McGraw Hill, S. Natarajan, Theory and Design of Linear Active Networks. Macmillan, K Blake, Component Pre-distortion for Sallen-Key Filters, Comlinear Application Note, OA-, Rev. B, July K. Blake, Low-Sensitivity, Lowpass Filter Design, Comlinear Application Note, OA-7, July K. Blake, Low-Sensitivity, Bandpass Filter Design With Tuning Method, Comlinear Application Note, OA-8, Oct. 996 Note: The circuits included in this application note have been tested with parts that may have been obsoleted and/or replaced with newer products. Please refer to the CLC to LMH conversion table to find the appropriate replacement part for the obsolete device. OA-9 7
8 OA-9 Low-Sensitivity, Highpass Filter Design with Parasitic Compensation LIFE SUPPORT POLICY Notes NATIONAL S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. Corporation Americas support@nsc.com Europe Fax: +49 (0) europe.support@nsc.com Deutsch Tel: +49 (0) English Tel: +44 (0) Français Tel: +33 (0) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Asia Pacific Customer Response Group Tel: Fax: ap.support@nsc.com Japan Ltd. Tel: Fax: National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
More informationDS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
More informationApplication Note OA-29 Low-Sensitivity, Highpass Filter Design With Parasitic Compensation. Kumen Blake
N Application Note OA-9 Low-Sensitivity, Highpass Filte Design With Paasitic Compensation Kumen Blake Octobe 996 Intoduction This Application Note coves the design of a Sallen-Key highpass biquad. This
More information54AC32 Quad 2-Input OR Gate
54AC32 Quad 2-Input OR Gate General Description The AC/ ACT32 contains four, 2-input OR gates. Features n I CC reduced by 50% on 54AC/74AC only Logic Symbol IEEE/IEC n Outputs source/sink 24 ma n ACT32
More informationDS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE Outputs
DS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE Outputs General Description The DS1691A/DS3691 are low power Schottky TTL line drivers designed to meet the requirements of EIA standards RS-422
More informationDS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE Outputs
DS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE Outputs General Description The DS1691A/DS3691 are low power Schottky TTL line drivers designed to meet the requirements of EIA standards RS-422
More information54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs
54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs General Description The AC/ ACT258 is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected
More information54AC174/54ACT174 Hex D Flip-Flop with Master Reset
54AC174/54ACT174 Hex D Flip-Flop with Master Reset General Description The AC/ ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information
More informationLP8340 Low Dropout, Low I Q, 1.0A CMOS Linear Regulator
LP8340 Low Dropout, Low I Q, 1.0A CMOS Linear Regulator General Description The LP8340 low-dropout CMOS linear regulator is available in 5, 3.3, 2.5, 1.8 and adjustable output versions. Packaged in the
More informationIC Temperature Sensor Provides Thermocouple Cold-Junction Compensation
IC Temperature Sensor Provides Thermocouple Cold-Junction Compensation Introduction Due to their low cost and ease of use, thermocouples are still a popular means for making temperature measurements up
More informationLM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors
LM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors General Description The LM135 series are precision, easily-calibrated, integrated circuit temperature sensors. Operating as a 2-terminal
More informationonlinecomponents.com
54AC299 54ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins General Description The AC/ ACT299 is an 8-bit universal shift/storage register with TRI-STATE outputs. Four modes
More informationLM /LM /LM Micropower Voltage Reference Diode
LM185-1.2/LM285-1.2/LM385-1.2 Micropower Voltage Reference Diode General Description The LM185-1.2/LM285-1.2/LM385-1.2 are micropower 2-terminal band-gap voltage regulator diodes. Operating over a 10 µa
More informationDM74LS154 4-Line to 16-Line Decoder/Demultiplexer
DM74LS154 4-Line to 16-Line Decoder/Demultiplexer General Description Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive
More informationDM7442A BCD to Decimal Decoders
DM7442A BCD to Decimal Decoders General Description These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data
More informationDM7445 BCD to Decimal Decoders/Drivers
DM7445 BCD to Decimal Decoders/Drivers General Description These BCD-to-decimal decoders/drivers consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make
More informationUnderstanding Integrated Circuit Package Power Capabilities
Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of s interface circuits, like any integrated circuit, is very dependent on its environmental
More informationLM /LM /LM Micropower Voltage Reference Diode
LM185-2.5/LM285-2.5/LM385-2.5 Micropower Voltage Reference Diode General Description The LM185-2.5/LM285-2.5/LM385-2.5 are micropower 2-terminal band-gap voltage regulator diodes. Operating over a 20 µa
More informationDM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs.
More information74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs
74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs General Description The LCX138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar
More informationDM74LS11 Triple 3-Input AND Gates
DM74LS11 Triple 3-Input AND Gates General Description This device contains three independent gates each of which performs the logic AND function. Features n Alternate military/aerospace device (54LS11)
More informationDM74LS02 Quad 2-Input NOR Gates
DM74LS02 Quad 2-Input NOR Gates General Description This device contains four independent gates each of which performs the logic NOR function. Features n Alternate Military/Aerospace device (54LS02) is
More informationDM74LS138, DM74LS139 Decoders/Demultiplexers
DM74LS138, DM74LS139 Decoders/Demultiplexers General Description Connection Diagrams March 1998 These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing
More informationLM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors
LM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors General Description The LM135 series are precision, easily-calibrated, integrated circuit temperature sensors. Operating as a 2-terminal
More informationLM4040 Precision Micropower Shunt Voltage Reference
LM4040 Precision Micropower Shunt Voltage Reference General Description Ideal for space critical applications, the LM4040 precision voltage reference is available in the sub-miniature SC70 and SOT-23 surface-mount
More informationKH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into
More information74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset
74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset General Description The LVQ174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register.
More informationMM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter
MM74HC4020 MM74HC4040 14-Stage Binary Counter 12-Stage Binary Counter General Description The MM54HC4020/MM74HC4020, MM54HC4040/ MM74HC4040, are high speed binary ripple carry counters. These counters
More informationFeatures. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )
MM70C95 MM80C95 MM70C97 MM80C97 TRI-STATE Hex Buffers MM70C96 MM80C96 MM70C98 MM80C98 TRI-STATE Hex Inverters General Description These gates are monolithic complementary MOS (CMOS) integrated circuits
More informationMM74C908 Dual CMOS 30-Volt Relay Driver
Dual CMOS 30-Volt Relay Driver General Description The MM74C908 is a general purpose dual high voltage driver capable of sourcing a minimum of 250 ma at V OUT = V CC 3V, and T J = 65 C. The MM74C908 consists
More informationLM50 SOT-23 Single-Supply Centigrade Temperature Sensor
SOT-23 Single-Supply Centigrade Temperature Sensor General Description The LM50 is a precision integrated-circuit temperature sensor that can sense a 40 C to +125 C temperature range using a single positive
More information54ACT899 9-Bit Latchable Transceiver with Parity Generator/Checker
54ACT899 9-Bit Latchable Transceiver with Parity Generator/Checker General Description The ACT899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through
More information54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers
54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers General Description Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary on-chip
More information54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers
54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers General Description Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary on-chip binary
More informationDM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear
DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input,
More information74F138 1-of-8 Decoder/Demultiplexer
74F138 1-of-8 Decoder/Demultiplexer General Description The F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding.
More informationDM54LS450 DM74LS Multiplexer
DM54LS450 DM74LS450 16 1 Multiplexer General Description The 16 1 Mux selects one of sixteen inputs E0 through E15 specified by four binary select inputs A B C and D The true data is output on Y and the
More informationDM74LS90/DM74LS93 Decade and Binary Counters
DM74LS90/DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage
More informationDM74LS181 4-Bit Arithmetic Logic Unit
DM74LS181 4-Bit Arithmetic Logic Unit General Description The LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic
More information9312 DM9312 One of Eight Line Data Selectors Multiplexers
9312 DM9312 One of Eight Line Data Selectors Multiplexers General Description These data selectors multiplexers contain inverter drivers to supply full complementary on-chip binary decoded data selection
More informationMM54C14 MM74C14 Hex Schmitt Trigger
MM54C14 MM74C14 Hex Schmitt Trigger General Description The MM54C14 MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement
More informationFeatures. Y Wide supply voltage range 3V to 15V. Y Guaranteed noise margin 1V. Y High noise immunity 0 45 VCC (typ )
MM54C00 MM74C00 Quad 2-Input NAND Gate MM54C02 MM74C02 Quad 2-Input NOR Gate Hex Inverter MM54C10 MM74C10 Triple 3-Input NAND Gate MM54C20 MM74C20 Dual 4-Input NAND Gate General Description These logic
More informationLM108/LM108AQML Operational Amplifiers
LM108/LM108AQML Operational Amplifiers General Description The LM108 is a precision operational amplifier having specifications a factor of ten better than FET amplifiers over a 55 C to +125 C temperature
More informationCD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch
CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch General Description The CD4723B is a dual 4-bit addressable latch with common control inputs including two address
More informationMM54C221 MM74C221 Dual Monostable Multivibrator
MM54C221 MM74C221 Dual Monostable Multivibrator General Description The MM54C221 MM74C221 dual monostable multivibrator is a monolithic complementary MOS integrated circuit Each multivibrator features
More information74F139 Dual 1-of-4 Decoder/Demultiplexer
74F139 Dual 1-of-4 Decoder/Demultiplexer General Description The F139 is a high-speed, dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each accepting two inputs and providing
More informationCD4028BM CD4028BC BCD-to-Decimal Decoder
CD4028BM CD4028BC BCD-to-Decimal Decoder General Description The CD4028BM CD4028BC is a BCD-to-decimal or binaryto-octal decoder consisting of 4 inputs decoding logic gates and 10 output buffers A BCD
More information54LS20 DM54LS20 DM74LS20 Dual 4-Input NAND Gates
June 1989 54LS20 DM54LS20 DM74LS20 Dual 4-Input NAND Gates General Description This device contains two independent gates each of which performs the logic NAND function Connection Diagram Function Table
More information54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates
54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates General Description This device contains four independent gates each of which performs the logic NAND function Connection Diagram Features Y Dual-In-Line
More informationCD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger
CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits Each circuit functions as a 2-input NAND gate with Schmitt-trigger action on
More informationDM54LS73A DM74LS73A Dual Negative-Edge-Triggered
June 1989 DM54LS73A DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent negative-edge-triggered
More information54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers
54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers General Description Each of these data selectors multiplexers contains inverters and drivers to supply fully complementary
More informationMM74C906 Hex Open Drain N-Channel Buffers
Hex Open Drain N-Channel Buffers General Description The MM74C906 buffer employs monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel
More informationCD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate
CD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and
More informationDM7417 Hex Buffers with High Voltage Open-Collector Outputs
August 1986 Revised July 2001 DM7417 Hex Buffers with High Voltage Open-Collector Outputs General Description This device contains six independent gates each of which performs a buffer function. The open-collector
More informationA Guide to Board Layout for Best Thermal Resistance for Exposed Packages
A Guide to Board Layout for Best Thermal Resistance for Exposed Packages Table of Contents 1.0 Abstract... 2 2.0 Introduction... 2 3.0 DOE of PCB (Printed Circuit Board) Design... 2 4.0 Test Methodology...
More information54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K
More information54AC 74AC11 Triple 3-Input AND Gate
54AC 74AC11 Triple 3-Input AND Gate General Description The AC11 contains three 3-input AND gates Logic Symbol IEEE IEC Features Pin Assignment for DIP Flatpak and SOIC Y ICC reduced by 50% Y Outputs source
More information74F365 Hex Buffer/Driver with 3-STATE Outputs
74F365 Hex Buffer/Driver with 3-STATE Outputs General Description The F365 is a hex buffer and line driver designed to be employed as a memory and address driver, clock driver and bus-oriented transmitter/receiver.
More informationCD4013BM CD4013BC Dual D Flip-Flop
CD4013BM CD4013BC Dual D Flip-Flop General Description The CD4013B dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors
More informationCD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset General Description These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-
More information54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators
54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators General Description These 4-bit magnitude comparators perform comparison of straight binary or BCD codes Three fully-decoded decisions about two 4-bit
More informationDM Quad 2-Input NAND Buffers with Open-Collector Outputs
September 1986 Revised July 2001 DM7438 7438 Quad 2-Input NAND Buffers with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic NAND
More informationMM54HC08 MM74HC08 Quad 2-Input AND Gate
MM54HC08 MM74HC08 Quad 2-Input AND Gate General Description These AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
More informationLM35 Precision Centigrade Temperature Sensors
Precision Centigrade Temperature Sensors General Description Typical Applications The series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius
More informationMM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear
MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear General Description These J-K Flip-Flops utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power dissipation of
More informationFeatures. Y LS174 contains six flip-flops with single-rail outputs. Y LS175 contains four flip-flops with double-rail outputs
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop
More informationFeatures. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L
CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits
More information9321 DM9321 Dual 1-of-4 Decoder
9321 DM9321 Dual 1-of-4 Decoder General Description The 9321 consists of two independent multipurpose decoders each designed to accept two inputs and provide four mutually exclusive outputs In addition
More informationDM7404 Hex Inverting Gates
DM7404 Hex Inverting Gates General Description This device contains six independent gates each of which performs the logic INVERT function. Ordering Code: August 1986 Revised February 2000 DM7404 Hex Inverting
More informationCD4024BC 7-Stage Ripple Carry Binary Counter
CD4024BC 7-Stage Ripple Carry Binary Counter General Description The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is
More informationCD4029BM CD4029BC Presettable Binary Decade Up Down Counter
CD4029BM CD4029BC Presettable Binary Decade Up Down Counter General Description The CD4029BM CD4029BC is a presettable up down counter which counts in either binary or decade mode depending on the voltage
More informationFeatures. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics
CD4071BM CD4071BC Quad 2-Input OR Buffered B Series Gate CD4081BM CD4081BC Quad 2-Input AND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated
More information54LS256 DM74LS256 Dual 4-Bit Addressable Latch
54LS256 DM74LS256 Dual 4-Bit Addressable Latch General Description The LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input
More informationCD4028BC BCD-to-Decimal Decoder
BCD-to-Decimal Decoder General Description The is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the 4 inputs, A,
More informationFeatures. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics
CD4001BM CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM CD4011BC Quad 2-Input NAND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated
More information54173 DM54173 DM74173 TRI-STATE Quad D Registers
54173 DM54173 DM74173 TRI-STATE Quad D Registers General Description These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance
More informationDM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters
DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters General Description These monolithic converters are derived from the 256-bit read only memories DM5488 and DM7488 Emitter connections are made
More informationCD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate
CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate General Description Employing complementary MOS (CMOS) transistors to achieve wide power supply operating
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationMM54HC148 MM74HC Line Priority Encoder
MM54HC148 MM74HC148 8-3 Line Priority Encoder General Description This priority encoder utilizes advanced silicon-gate CMOS technology It has the high noise immunity and low power consumption typical of
More informationMM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear
MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear General Description This high speed D-TYPE FLIP-FLOP with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise
More informationFeatures Y Wide analog input voltage range g6v. Y Low on resistance 50 typ (VCC V EE e4 5V) Y Logic level translation to enable 5V logic with g5v
74VHC4051 8-Channel Analog Multiplexer 74VHC4052 Dual 4-Channel Analog Multiplexer 74VHC4053 Triple 2-Channel Analog Multiplexer General Description These multiplexers are digitally controlled analog switches
More informationCD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger
CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits Each circuit functions as a 2-input NAND gate with Schmitt-trigger action on
More informationLow Power Quint Exclusive OR/NOR Gate
100307 Low Power Quint Exclusive OR/NOR Gate General Description The 100307 is monolithic quint exclusive-or/nor gate. The Function output is the wire-or of all five exclusive-or outputs. All inputs have
More informationMM54HC244 MM74HC244 Octal TRI-STATE Buffer
MM54HC244 MM74HC244 Octal TRI-STATE Buffer General Description These TRI-STATE buffers utilize advanced silicon-gate CMOS technology and are general purpose high speed noninverting buffers They possess
More information93L34 8-Bit Addressable Latch
93L34 8-Bit Addressable Latch General Description The 93L34 is an 8-bit addressable latch designed for general purpose storage applications in digital systems It is a multifunctional device capable of
More informationLH0094 Multifunction Converter
LH0094 Multifunction Converter General Description The LH0094 multifunction converter generates an output voltage per the transfer function E O e V y V Z V XJ m 0 1sms10 m continuously adjustable m is
More informationFeatures. Y TRI-STATE versions LS157 and LS158 with same pinouts. Y Schottky-clamped for significant improvement in A-C.
54LS257A DM54LS257B DM74LS257B 54LS258A DM54LS258B DM74LS258B TRI-STATE Quad 2-Data Selectors Multiplexers General Description These Schottky-clamped high-performance multiplexers feature TRI-STATE outputs
More informationDM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs
DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs General Description The LS47 accepts four lines of BCD (8421) input data generates their complements internally and decodes
More informationMM54HC154 MM74HC154 4-to-16 Line Decoder
MM54HC154 MM74HC154 4-to-16 Line Decoder General Description This decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications It possesses
More information9334 DM Bit Addressable Latch
9334 DM9334 8-Bit Addressable Latch General Description The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems It is a multifunctional device
More information74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs
74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The VHC574/VHCT574 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS
More informationDM74LS375 4-Bit Latch
DM74LS375 4-Bit Latch General Description The LS375 is a 4-bit D-type latch for use as temporary storage for binary information between processing units and input output or indicator units When its Enable
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationUnderstanding Integrated Circuit Package Power Capabilities
Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of National Semiconductor s interface circuits like any integrated circuit is very dependent
More informationNC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)
September 1999 Revised November 1999 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary) General Description The is a high performance, Analog Switch 2- channel CMOS
More informationCGS74CT to 4 Minimum Skew (300 ps) Clock Driver
CGS74CT2524 1 to 4 Minimum Skew (300 ps) Clock Driver General Description These minimum skew clock drivers are designed for Clock Generation and Support (CGS) applications operating at high frequencies
More informationFeatures. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2
CD40192BM CD40192BC Synchronous 4-Bit Up Down Decade Counter CD40193BM CD40193BC Synchronous 4-Bit Up Down Binary Counter General Description These up down counters are monolithic complementary MOS (CMOS)
More informationDM5490 DM7490A DM7493A Decade and Binary Counters
DM5490 DM7490A DM7493A Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and
More information