Transistors - CPE213 - [4] Bipolar Junction Transistors. Bipolar Junction Transistors (BJTs) Modes of Operation

Similar documents
Introduction to Microelectronics

Bipolar Junction Transistors

Quiz #3 Practice Problem Set

Lecture #25. Amplifier Types

Heterojunctions. Heterojunctions

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus

Digital Integrated Circuits

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction

EEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Diode in electronic circuits. (+) (-) i D

Lecture 9. NMOS Field Effect Transistor (NMOSFET or NFET)

Overview of Silicon p-n Junctions

Experiments #6 & #7: The Operational Amplifier

ECE606: Solid State Devices Lecture 19 Bipolar Transistors Design

Regenerative Property

Monolithic semiconductor technology

Basics of Semiconductor 1(Solutions for Vol 1_Classroom Practice Questions)

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005

Lecture 5: HBT DC Properties. Basic operation of a (Heterojunction) Bipolar Transistor

Chapter 9 Bipolar Junction Transistor

Solar Photovoltaic Technologies

Photodetectors; Receivers

Transistors. Lesson #9 Chapter 4. BME 372 Electronics I J.Schesser

2.CMOS Transistor Theory

Digital Integrated Circuits

Mixed Signal IC Design Notes set 7: Electrical device noise models.

EE415/515 Fundamentals of Semiconductor Devices Fall 2012

EE 330 Lecture 20. Bipolar Device Modeling

Basic Physics of Semiconductors

CHAPTER 3 DIODES. NTUEE Electronics L.H. Lu 3-1

REQUIREMENTS FOR EFFICIENT TRANSISTOR OPERATION I B. Icn. I cp

MOSFET IC 3 V DD 2. Review of Lecture 1. Transistor functions: switching and modulation.

Basic Physics of Semiconductors

The Bipolar Transistor

ECE 145B / 218B, notes set 3: Electrical device noise models.

Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE

Semiconductors a brief introduction

Photo-Voltaics and Solar Cells. Photo-Voltaic Cells

ELECTRICAL PROPEORTIES OF SOLIDS

Semiconductor Electronic Devices

Key Questions. ECE 340 Lecture 36 : MOSFET II 4/28/14

Lecture 2. Dopant Compensation

CMOS. Dynamic Logic Circuits. Chapter 9. Digital Integrated Circuits Analysis and Design

Chapter 5 Carrier transport phenomena

Photodiodes. 1. Current and Voltage in an Illuminated Junction 2. Solar Cells

5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5.

The aim of the course is to give an introduction to semiconductor device physics. The syllabus for the course is:

Electronics and Semiconductors

CD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates

Capacitors and PN Junctions. Lecture 8: Prof. Niknejad. Department of EECS University of California, Berkeley. EECS 105 Fall 2003, Lecture 8

Semiconductors. PN junction. n- type

W - DIA. (4 TYP.) AE AG AH AJ R

EE C245 - ME C218 Introduction to MEMS Design Fall Today s Lecture

p/n junction Isolated p, n regions: no electric contact, not in equilibrium E vac E i E A E F E V E C E D

Large Signal Analysis of Low-Voltage BiMOS Analog Multipliers Using Fourier-Series Approximations

ECE606: Solid State Devices Lecture 20. Heterojunction Bipolar Transistor

Consider the circuit below. We have seen this one already. As before, assume that the BJT is on and in forward active operation.

ECEN474: (Analog) VLSI Circuit Design Fall 2012

Calculation of Inrush Current During Capacitor Bank Energization

CD4071, CD4072 CD4075

EE105 Fall 2015 Microelectronic Devices and Circuits. pn Junction

MORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018

DATASHEETS FOR PARTS DIGITAL ELECTRONICS SYSTEM DESIGN NMOS I-V SUMMARY EXAM SCHEDULE 10/5/2018. cutoff V V. linear.

Lecture 3. Electron and Hole Transport in Semiconductors

EE415/515 Fundamentals of Semiconductor Devices Fall 2012

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Monograph On Semi Conductor Diodes

assess the biasing requirements for transistor amplifiers

At point G V = = = = = = RB B B. IN RB f

Chapter 2 Motion and Recombination of Electrons and Holes

Introduction to Solid State Physics

DATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0.

Chapter 2 Motion and Recombination of Electrons and Holes

Analog Integrated Circuit Design (Analog CMOS Circuit Design)

DATASHEET CD4000BMS, CD4001BMS, CD4002BMS, CD4025BMS. Features. Pinouts. Description. CMOS NOR Gate. FN3289 Rev 0.00 Page 1 of 9.

FYS Vår 2016 (Kondenserte fasers fysikk)

Crash course part 2. Frequency compensation

Physics of Semiconductors (8)

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Schottky diodes: I-V characteristics

Complementi di Fisica Lecture 24

BJT - Mode of Operations

Lecture 29: BJT Design (II)

Chapter 10 Instructor Notes

FET ( Field Effect Transistor)

ENGR-2300 Crib Sheet Quiz 1. = L T = L 1 + L L n Z C. Sum of currents entering junction equals the sum of currents leaving junction.

Solid State Device Fundamentals

ECE606: Solid State Devices Lecture 14 Electrostatics of p-n junctions

KJ 8056 CHAPTER 1. ELECTROCHEMICAL SENSORS. Part B. Semiconductor devices as chemical sensors

Metal Gate. Insulator Semiconductor

Two-Dimensional Bipolar Junction Transistors

1. pn junction under bias 2. I-Vcharacteristics

Bipolar Junction Transistors: Solving Ebers-Moll Problems

Designing and Tuning RF Filters to a Prescribed Specification

Basic Concepts of Electricity. n Force on positive charge is in direction of electric field, negative is opposite

Lecture 010 ECE4430 Review I (12/29/01) Page 010-1

CHAPTER 13. Solutions for Exercises

DATASHEET CD4073BMS, CD4081BMS, CD4082BMS. Features. Pinout. Description. CMOS AND Gate. FN3324 Rev 1.00 Page 1 of 11. October FN3324 Rev 1.

Transcription:

P1 lectroic evices for omuter gieerig [4] iolar Juctio Trasistors Trasistors Threetermial device otrolled source Fuctios Amlificatio Switchig Tyes iolar juctio trasistor (JT) Field effect trasistor (FT) iolar Juctio Trasistors (JTs) Modes of Oeratio 4 Trasistor mitter ase ollector Trasistor mitter(ase) Juctio ollector(ase) Juctio Narrow ase mitter Heavily oed ase ightly oed Modes mitterase Juctio ias ollectorase Juctio Forwardactive Forward everse utoff everse everse Saturatio Forward Forward everseactive everse Forward

5 6 Forward active Mode Forwardactive Mode Forward active Mode Forwardactive Mode Forward ias at mitterase Juctio quilibrium 7 8 Forward active Mode Forwardactive Mode Forward active Mode Forwardactive Mode Forward ias at mitterase Juctio everse ias at ollectorase Juctio lectro drift lectro drift

9 ergy ergy ads ads ergy ergy ads ads lectric Fields lectric Fields iff. rift c F ecombiatio c F v v quilibrium Forward Active Mode 11 1 Forward active Mode Forwardactive Mode Termial Termial urrets urrets Hole Flow lectro Flow A Forward electro ijectio A Forward bias hole ijectio lectro loss by recombiatio lectro ad hold ijectio makig u reverse saturatio ollected electros curret

1 14 arrier jectio Termial urrets ( e q / kt 1) W b e q / kt << Forward ias at qa qa qa Wb ( cth ( Wb ( csch Wb csch Wb )tah Wb cth ) qa qa ) qa Wb cth Wb csch Wb tah ( e q / kt 1) << everse ias at 15 16 urret Gai xamle 4.1 urret Trasfer atio asetoollector urret Gai 0.5 1 1 trisic ocetratio: oor ocetratio at ase: iffusiooefficiet of iffusio egthof Hole: 50m ase Width:5m ross SectioalArea:5 4 cm cm 14 cm Hole: cm / s etermie Three termial currets urret trasfer ratio asetocollector curret gai

17 xamle 4.1 xamle 4.1 xamle 4.1 6 0.059 0 6 / 14 0.059 0.5 6 / / cm 1) ( cm.4 1) ( e e e e e kt q kt q kt q i 6 14 0 cm d i i N 18 xamle 4.1 xamle 4.1 xamle 4.1 A 9.67 50 5 tah.4 0 0 5 1.6 tah )tah ( 1.9mA 50 5 csch.4 0 0 5 1.6 csch ) cth csch ( 1.9mA 50 5 cth.4 0 0 5 1.6 cth ) csch cth ( 14 4 4 19 14 4 4 19 14 4 4 19 b b b b b b b b W qa W qa W qa W W qa W qa W W qa 19 xamle 4.1 xamle 4.1 xamle 4.1 0.995 1 196 9.67 1.9 6 urret Trasfer atio asetoollector urret Gai 0 ircuit Symbols ircuit Symbols ircuit Symbols Trasistor Trasistor

1 Trasistor ofiguratios ommo ase ofiguratio ommo ase () (Grouded ase) ommo mitter () (Grouded mitter) ommo ollector () (Grouded ollector) (mitter/oltage Follower) N N N N N N 1 1 ut Termial : mitter Outut Termial : ollector 1 1 4 ut haracteristic () ut haracteristic () A A 1 1 Aroximatio Actual ary iut voltage 1 1 1 1 T 1

5 6 ut haracteristic () Outut haracteristic () For Si at room temerature utoff 0 uti 0.5 Active 0.7 Saturatio 0.8 varies utoff uti Saturatio Active Small hage i A : : 1 0 Saturatio urret 1 0 1 1 A 0 0 7 8 Outut haracteristic () ommo ase ofiguratio varies 1 1 1 ow urret gai High oltage Gai i / i i / i 1 N Used for imedace matchig (low iut resistace ad high outut resistace) Used for high frequecy alicatios 0

9 0 ommo mitter ofiguratio ut haracteristic () 1 1 ut Termial : ase Outut Termial : ollector 1 1 1 1 Aroximatio Actual 1 1 1 1 T 1 1 Outut haracteristic () Outut haracteristic () 1 1 1 1 1 1 1 1 0 0 Saturatio urret 0

ommo mitter ofiguratio ommo ollector ofiguratio 4 utoutut hase differece : 180 High curret gai High voltage Gai i / i i / i Used for amlifier circuits (good voltage, curret, ower gai) N 1 1 ut Termial : ase Outut Termial : mitter 1 1 ommo ollector ofiguratio 5 JT as Amlifier 6 High urret gai ow oltage Gai v i / i i / i 1 Used as buffer (uity voltage gai), curret driver (high curret gai) N / v v / v v /( v v ) 1 N 1 1 Used i switchig circuits ad digital circuits with basic gates ias ircuit

7 8 JT as Amlifier JT as Amlifier 1 Aroximatio 1 1 T 1 T * for forward active mode 9 40 JT as Amlifier JT as Amlifier lockig aacitor Power Suly N 1 Aroximatio v N i i v N 1 i Small Sigal T

41 4 JT JT as as Amlifier Amlifier JT JT as as Amlifier Amlifier Power Suly lockig aacitor v N N N ut Small Sigal 1 lockig aacitor v oad yass aacitor htt://www.electroicstutorials.ws/amlifier/am_.html 4 44 JT JT as as Amlifier Amlifier quivalet quivalet ircuit ircuit Power Suly For aalyzig the oeratig oit Microhoe 1 N 1 N Seaker N v N 1 N aacitors Oe ircuit v ias ircuit ( quivalet ircuits)

45 46 A quivalet ircuit A quivalet ircuit v N N 1 N v For small sigal aalysis (gai, iut ad outut medaces) aacitors Short ircuit oltage Sources Groud Hybridi Model (gore Outut esistace) v be r g m v be N v N 1 Small Sigal ircuit (A quivalet ircuits) r kt q q g m r g m kt 47 48 A quivalet ircuit A quivalet ircuit T Model (gore Outut esistace) v be r e g m v be v N N N 1 r e kt q q r g m 1 kt r e v N 1 r v be g m v be

49 50 Trasistor ofiguratios JT as Amlifier ommo ase ommo mitter ommo ollector utoutut Phase 0 180 0 i i i i urret Gai 1 High High oltage Gai High High 1 Power Gai ow High Medium ut esistace Outut esistace ow (~ ) High (~ k) Medium (~ ) Medium (~ k) High (~ k) ow (~ ) i i 51 5 xamle 4. xamle 4. 4 5 for active mode = 0.7 urret Trasfer atio = 1k 0.99 etermie resistace such that the emitter curret is equal to 1.0 ma 4 4 0.7. 1.k Fid collector ad base currets 0.99 ma A 1k 8 curret gai =.5k k for active mode = 0.7 89 etermie all termial currets for this bias circuit 1. 1. 1. (1 ) 5 90 1A 1.16 ma (1 ) 1.17 ma 1 1 1

5 54 xamle 4.4 xamle 4.4 5k 50F k 1 50F v etermie all termial voltages ad currets for biasig for active mode = urret Gai = 0.5 99 5k 50F k 1 50F v ( 1 ) 1 ma 0 0A v N 15k 500 0F 15 1 1.5 15 5 1 v N 15k 500 0F 1.98mA 1.0 T T T 1.5 0.5 ma 0.5 1 1.98 6.06 55 56 xamle 4.4 utoff Mode v N 5k 50F 15k k 500 1 50F v 0F etermie voltage gai v v N be v g v v N m v be g m 5.94 0.05 q kt 7.6 v v i rift urret rift urret v N 1 r v be g m v be 0 0 0

57 58 Saturatio Mode Outut haracteristic iffusio urret iffusio urret Forward ias everse ias Active Saturatio utoff 1 0 0 Forward ias everse ias 59 60 Switchig Switchig utoff Mode N 1 T N 1 1 N 1 A 1 A N A 0 1 0 0 A 0 0 0 0 0

61 6 Switchig JT as iode 1 Saturatio Mode ( sat) 0.(forSi) N A 1 (sat ) ( sat) ( ) / ( sat) ( ) 6 Avalache reakdow 0 0 0 (br) 0 (br)