Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding

Size: px
Start display at page:

Download "Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding"

Transcription

1 Transactions of The Japan Institute of Electronics Packaging Vol. 6, No. 1, 13 [Technical Paper] Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding Mutsumi Masumoto*, Yoshiyuki Arai*, **, and Hajime Tomokage* *Department of Electronics Engineering and Computer Science, Fukuoka University, Nanakuma, Jonan-ku, Fukuoka , Japan **Research and Development Div., Toray Engineering Co., Ltd., Oe, Otsu, Shiga , Japan (Received May 14, 13; accepted October 29, 13) Abstract Flip-chip bonding has several advantages, such as high precision, high density, short interconnections, and small parasitic elements. However, creating reliable interconnections between chips and substrates is the key issue in flip-chip bonding. In this work, bonding states are investigated using test element group (TEG) dies with gold stud bumps. Ultrasonic bonding is applied to a substrate with longitudinal and lateral leads, and the die-pull mode is investigated systematically. For conventional flip-chip bonding equipment, the die-pull test shows different bonding states for longitudinal and lateral leads. However, we have developed a flip-chip bonder with a rotational vibration head, where the direction of the angle of the vibration with respect to the die configuration can be changed. For a head rotated to 45 degrees, uniform bonding is established on both the longitudinal and the lateral leads. A wide process margin for flip-chip bonding is obtained, with a high yield. Keywords: Flip-chip bonding, Die-pull test, Bump shear strength, Ultrasonic vibration 1. Introduction The development of packaging technologies such as system-in-a-package (SiP) has greatly contributed to making electronic devices smaller and more multifunctional. Smaller, high-density packages require micro-interconnections between the die and substrate. Wire bonding and flip-chip bonding are the main techniques used to make these interconnections. Flip-chip bonding is a process in which bumps are fabricated on a die and interconnected to the package substrate, with the active die face down. Flipchip bonding has many advantages, such as high precision, high density, short interconnections, and small parasitic elements. However, the reliability of the interconnections is crucial for flip-chip bonding.[1] Low-k materials are used for insulating layers for large-scale integration, in order to reduce the signal delay; however, because low-k materials are mechanically fragile, the bonding force must be reduced. Ultrasonic vibration is commonly applied to the bonding head to decrease the force. It has been reported that the structure and power of the ultrasonic vibration horn affects the bonding state.[2] However, failure analysis of flip-chip bonding is not easy, because it is difficult to observe the connected area under the face-down condition. Arai et al.[3] have reported on a method to evaluate the bonding status using a die-pull tester, which can be used to evaluate whether the bonding conditions are suitable for the production environment.[4] It is known that the directions of the leads on the substrate also affect the bonding state,[5] i.e., the bonding behavior of longitudinal and lateral leads is different under the horizontal vibration condition. In this paper, the bonding states are investigated using test element group (TEG) dies with gold stud-bumps. Ultrasonic bonding is applied to substrates with longitudinal and lateral leads, and the die-pull mode is investigated systematically. The die is physically removed from the substrate, and the failure mode is analyzed. The bonding behavior with a vibrational head rotated by 45 degrees with respect to the die configuration is compared with that of a conventional head, and the process margin of flip-chip bonding for both heads is discussed along with the failure modes. 2. Experimental Procedure The conventional flip-chip bonding equipment has a fixed vibration direction with respect to the die configuration, as shown in Fig. 1. The flip-chip bonder we developed has an ultrasonic vibration head that can be rotated in advance and operated with constant weight and frequency, as shown in Fig Copyright The Japan Institute of Electronics Packaging

2 Masumoto et al.: Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding (2/5) The test element group (TEG) dies used in this measurement were mm with 500 gold stud-bumps per die. The pad size and pad pitch were 45 μm and 50 μm, respectively. The substrates to be connected were FR-4 type with copper leads plated with nickel and gold. The thickness of the nickel and gold were 0.08 ± 0.04 μm and 0.50 ± 0.25 μm, respectively. The lateral and longitudinal lead patterns were placed equally on the substrates. The conditions for flip-chip bonding were as follows: trigger force 12 N (or 2.5 g per bump), bonding force 34.5 N, bonding time 0.7 s, and amplitude of ultrasonic vibration 1.3 μm. The reflow test was performed at 2 C, three times. The direct-current resistance of a daisy-chain connection between a die and a substrate was measured, and any sample which increased in resistance by more than % after a reflow test was classified as not good (NG). The die-pull test was performed using the mode counting system.[3] The die was physically removed from the substrate in the vertical direction. The pull speed was 1 mm/s, and the maximum force was 300 N. Then the pulloff images were observed, and classified into four modes. The different failure modes are shown schematically in Fig. 2, along with the pull-off marks observed on the pad and substrate sides for each mode. Mode A indicates weaker bonding between the chip pad and stud-bump compared with that between the stud-bump and lead. Mode B is fracture of the bump, and implies strong bonding, while mode C indicates incomplete bonding between bump and lead. Finally, mode D is fracture between the lead and substrate material. This also implies strong bonding, but sometimes mode D also occurs because of copper delamination problems when making the substrates. The shear test was performed with a conventional shear tester. To measure the shear strength of the bonds between bumps and leads, the aluminum pads on a TEG Ultrasonic vibration Fig. 1 Ultrasonic bonding head and die configuration: conventional flip-chip equipment and equipment with head rotated with respect to the die. TEG Substrate Pad-side Substrateside (c) (d) Fig. 2 Die-pull mode and typical photographs at pad side and substrate side: mode A, mode B, (c) mode C and (d) mode D. 39

3 Transactions of The Japan Institute of Electronics Packaging Vol. 6, No. 1, 13 TEG chip Bump Lead Substrate (c) Fig. 3 Process for carrying out a bump shear test: after bonding, aluminum pad etched off chemically and (c) shear test. die were chemically etched off, as shown in Fig. 3. The etching was performed by immersing the die into a KOH 23% solution at 50 C for min. We ascertained that this chemical treatment did not affect the shear strength of the stud-bump. 3. Results and Discussion The typical failures observed after the reflow tests are shown in Fig. 4. From the resistance measurements, an individual connection was determined as NG, and then cross-sectioning was performed. The cracks usually occurred between the die pad and bump, and between the bump and lead. In order to obtain the distribution of bondfailure modes on a wafer, the die-pull test was performed with conventional flip-chip equipment. Figure 5 shows the distribution of the bond-failure modes obtained for five dies. The results for the longitudinal lead and the lateral lead are shown in Fig. 5 and, respectively. Mode B is dominant for the longitudinal lead (the proportions of modes A, B, C and D were 2%, 96%, 0% and 2%, respectively). On the other hand, the lateral lead connection usually failed in either mode A or B (the proportions of modes A, B, C and D were 46 %, 53%, 0% and 1%, respectively), as shown in Fig. 5. Mode B indicates strong bonding between a bump and a lead. However, for the lateral lead under this condition, there is a significant proportion of mode A failures, meaning that excess vibrational energy was applied to the pad during the lateral-direction bonding.[3] Mode A is supposed to correspond to the presence of a crack between the pad and bump after the reflow test. Figure 6 shows the distribution of bump shear strengths obtained from the shear tests on the dies bonded using conventional flip-chip bonding equipment. The mean value and standard deviation are tabulated in Table 1. The mean shear strength and variation in shear strength are smaller for the longitudinal leads than for the lateral leads. The small variation in shear strength for the longitudinal lead is consistent with the dominance of die-pull Mode B in Fig. µ m Fig. 4 Typical defects observed after reflow test: crack between a pad and a bump, crack between a bump and a lead. Table 1 Shear test for conventional and 45-degree-rotated bonders. Sample number Mean value (g) Standard deviation (g) Conventional 45 degree rotated Lateral Lateral For the lateral leads, on the other hand, almost half of failures correspond to Mode A, which accounts for the larger value of the mean bump strength, and also the larger variation in bump strength. Although Mode A corresponds to a crack between a pad and a bump, the result of Fig. 6 was obtained with the bumps etched off from the substrate. That might be the reason why the shear strength for the lateral leads was larger than for the longitudinal ones. We consider that the ultrasonic vibration first induces a low bonding force; the bonding strength then reaches its maximum value, followed by fracture, as the vibration continues. Figure 7 shows the flip-chip bonding process as a function of bonding time. When the bonding time is short, lead open failures occur, because of the low bonding force.

4 Masumoto et al.: Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding (4/5) Mode A Mode B Mode C Mode D Mode A Mode B Mode C Mode D Fig. 5 Proportions of mode A, B, C and D failures for conventional flip-chip bonding: longitudinal lead, lateral lead Lateral Bump shear strength (g) Fig. 6 Distribution of bump shear strengths. lead Lateral lead Bonding time (s) Process margin Fig. 7 Diagram showing bonding states and times for longitudinal and lateral leads bonded using a conventional flip-chip bonder. Note the small process margin Fig. 8 Proportions of mode A, B, C and D failures for 45-degree-rotaed flip-chip bonding: longitudinal lead, lateral lead. On the other hand, excess bonding energy causes cracks when the bonding time is too long. For the lateral leads, the ultrasonic energy can be absorbed more easily than for the longitudinal leads. Therefore, the bonding states obtained for the longitudinal and lateral leads can be explained as shown in Fig. 7. The bonding energy, which is the product of vibration power and bonding time, is different between the longitudinal and the lateral leads, which can cause a time-lag in forming firm bonds, resulting in a reduced process margin for effective ultrasonic bonding. To change the bonding energy applied by the ultrasonic vibration, the bonding head was rotated with respect to the die configuration. Figure 8 shows the results for die-pull tests and Fig. 9 shows the bump shear strength distribution for a head rotated 45 degrees. The mean value and 41

5 Transactions of The Japan Institute of Electronics Packaging Vol. 6, No. 1, Lateral Bump shear strength (g) Fig. 9 Distribution of bump shear strengths for bonds made with the 45-degree-rotated bonder. bonding. Using the 45-degree-rotated head improved the yield for flip-chip bonding. For example, in one product, the yield on 3,000 dies increased from 85.1% to 99.4%. Low-k Black Diamond TM material was used for the insulating layer. After open and function tests, dies bonded using the 45-degree-rotated head also showed high reliability in tests such as preprocessing humidity resistance level 3, heat cycle test 55/125 C, high temperature and humidity preservation test 110 C/85%, and high temperature self-test at 150 C. We are still doing research on other factors such as flip chip bonding temperature, and gold stud bump shape and will publish the results in a next paper. Fig. 10 Mode B pull-off patterns for the longitudinal and lateral leads. lead 4. Conclusion Ultrasonic flip-chip bonding of TEG dies with gold studbumps was applied to substrates with longitudinal and lateral leads, and the die-pull mode was investigated systematically. When conventional flip-chip bonding equipment was used, the die-pull test showed different bonding states for the longitudinal and lateral leads. A flip-chip bonder with a vibration head that could be rotated with respect to the die configuration was developed. For a 45-degreerotated head, uniform bonding was established on both longitudinal and lateral leads. A wide process margin for flip-chip bonding was obtained with a high yield. Lateral lead Bonding time(s) Process margin Fig. 11 Diagram showing bonding states and times for longitudinal and lateral leads bonded using a 45-degree-rotated bonder. Note the increased process margin. standard deviation are tabulated in Table 1. The curves for the longitudinal and lateral leads have the same mean strength and variation, and the overall variation is small compared with that obtained using conventional flip-chip equipment. SEM images of the longitudinal and lateral leads after the die-pull test are shown in Fig. 10. Mode B pull-off patterns, with similar structures, were formed on both the leads. Figure 11 shows a schematic of the bonding status versus bonding time for a 45-degree head. The ultrasonic energy was delivered to both longitudinal and lateral leads, resulting in a much wider process margin for effective References [1] Y. Jin, Z. Wang, and J. Chen, Introduction to microsystem packaging technology, Science Press, pp , 11. [2] A. Yamauchi, S. Kuwauchi, S. Sato, and S. Nakai, Enhancements in ultrasonic flip chip bonding to flexible printed circuit substrate (in Japanese), MES 03 Symposium Proceedings, pp. 0 3, 03. [3] Y. Arai, W. Jimyung, S. Aoki, K. Imai, and Y. Miyamoto, Die pull tester for flip-chip bonding, ICEP11 Proceedings, pp , 11. [4] M. Masumoto, N. Nakanishi, and A. Okazaki, Japanese Patent JP A, 11. [5] Y. Arai, Y. Miyamoto, S. Aoki, and K. Shimatani, Mode counting system for die pull test, ICEP12 Proceedings, pp , 12. Mutsumi Masumoto Yoshiyuki Arai Hajime Tomokage 42

1 INTRODUCTION 2 SAMPLE PREPARATIONS

1 INTRODUCTION 2 SAMPLE PREPARATIONS Chikage NORITAKE This study seeks to analyze the reliability of three-dimensional (3D) chip stacked packages under cyclic thermal loading. The critical areas of 3D chip stacked packages are defined using

More information

Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor

Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor 2017 IEEE 67th Electronic Components and Technology Conference Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor Keiichiro Iwanabe, Kenichi Nakadozono,

More information

Gold wire bonding on Low-k Material A new challenge for interconnection technology

Gold wire bonding on Low-k Material A new challenge for interconnection technology Gold wire bonding on Low-k Material A new challenge for interconnection technology Ralph Binner Andreas Schopper ESEC (Asia Pacific) Pte Ltd Jimmy Castaneda SPT Asia Pte. Ltd 1. Introduction The gold wire

More information

3D Silicon Capacitors

3D Silicon Capacitors 3D Silicon Capacitors Integrated Passive Devices Product Line High Stability Silicon Capacitors Low Profile Silicon Capacitors High Temperature Silicon Capacitors Xtreme Temperature Silicon Capacitors

More information

Especial Bump Bonding Technique for Silicon Pixel Detectors

Especial Bump Bonding Technique for Silicon Pixel Detectors Especial Bump Bonding Technique for Silicon Pixel Detectors E. Cabruja, M. Bigas, M. Ullán, G. Pellegrini, M. Lozano Centre Nacional de Microelectrònica Spain Outline Motivation Summary of bump bonding

More information

Characteristics of Thermosonic Anisotropic Conductive Adhesives (ACFs) Flip-Chip Bonding

Characteristics of Thermosonic Anisotropic Conductive Adhesives (ACFs) Flip-Chip Bonding Materials Transactions, Vol. 51, No. 10 (2010) pp. 1790 to 1795 Special Issue on Lead-Free and Advanced Interconnection Materials for Electronics #2010 The Japan Institute of Metals Characteristics of

More information

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air Materials Transactions, Vol. 49, No. 7 (28) pp. 18 to 112 Special Issue on Lead-Free Soldering in Electronics IV #28 The Japan Institute of Metals Effect of Surface Contamination on Solid-State Bondability

More information

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Kiwon Lee, Hyoung Joon Kim, Il Kim, and Kyung Wook Paik Nano Packaging and Interconnect

More information

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages K. N. Chiang Associate Professor e-mail: knchiang@pme.nthu.edu.tw C. W. Chang Graduate Student C. T. Lin Graduate Student

More information

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package 2017 IEEE 67th Electronic Components and Technology Conference Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package Zhaohui Chen, Faxing Che, Mian Zhi

More information

CFP PIANO SWITCHES (FULL PITCH) FEATURES APPLICATIONS PART NUMBER DESIGNATION C F P T B. RoHS compliant

CFP PIANO SWITCHES (FULL PITCH) FEATURES APPLICATIONS PART NUMBER DESIGNATION C F P T B. RoHS compliant RoHS compliant INTERNA STRUCTURE FEATURES RoHS compliant High-reliability 1 Part name Cover Slider Housing Material Polyamide Flammability U9V- Slider contact APPICATIONS Communication devices, Air-conditioning

More information

WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor

WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor Rev 3.1 Key features Full compatible to monolithic ceramic capacitors Ultra high stability of capacitance value: Temperature ±1.5% (-55 C

More information

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging Chih-Tang Peng 1, Chang-Ming Liu 1, Ji-Cheng Lin 1, Kuo-Ning Chiang E-Mail: Knchiang@pme.nthu.edu.tw Department

More information

FEM Analysis on Mechanical Stress of 2.5D Package Interposers

FEM Analysis on Mechanical Stress of 2.5D Package Interposers Hisada et al.: FEM Analysis on Mechanical Stress of 2.5D Package Interposers (1/8) [Technical Paper] FEM Analysis on Mechanical Stress of 2.5D Package Interposers Takashi Hisada, Toyohiro Aoki, Junko Asai,

More information

Adhesion Improvement on Smooth Cu Wiring Surfaces of Printed Circuit Boards

Adhesion Improvement on Smooth Cu Wiring Surfaces of Printed Circuit Boards [Technical Paper] Adhesion Improvement on Smooth Cu Wiring Surfaces of Printed Circuit Boards Motoaki Tani*, Shinya Sasaki*, and Keisuke Uenishi** *Next-Generation Manufacturing Technologies Research Center,

More information

Next-Generation Packaging Technology for Space FPGAs

Next-Generation Packaging Technology for Space FPGAs Power Matters. Next-Generation Packaging Technology for Space FPGAs Microsemi Space Forum Russia November 2013 Raymond Kuang Director of Packaging Engineering, SoC Products Group Agenda CCGA (ceramic column

More information

Budapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints

Budapest, Hungary, September 2007 The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints The Characteristics of Electromigration And Thermomigration in Flip Chip Solder Joints Dan Yang and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, 83 Tat Chee Avenue, Kowloon,

More information

CFP PIANO SWITCHES (FULL PITCH) FEATURES APPLICATIONS PART NUMBER DESIGNATION C F P T B

CFP PIANO SWITCHES (FULL PITCH) FEATURES APPLICATIONS PART NUMBER DESIGNATION C F P T B CFP RoHS compliant INTERNA STRUCTURE FEATURES Part name Cover Material Flammability Slider Housing Polyamide U94V- Slider contact APPICATIONS Fixed contact Terminal pin Copper alloy, Gold-plated Piano

More information

Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs)

Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs) Manuscript for Review Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs) Journal: Electronics Letters Manuscript ID: draft Manuscript Type: Letter

More information

TCAD Modeling of Stress Impact on Performance and Reliability

TCAD Modeling of Stress Impact on Performance and Reliability TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction

More information

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE

TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE TRENDS IN LEVENSDUURTESTEN VOOR MICRO-ELEKTRONICA PLOT CONFERENTIE JEROEN JALINK 8 JUNI 2016 MICROELECTRONICS RELIABILITY 54 (2014) 1988 1994 Contents Introduction NXP Package form factor Failure mechanism

More information

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Abstract Bump shear is widely used to characterize interface strength of Cu/low-k structure. In this work,

More information

884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012

884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012 884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO., MAY 212 Ultrasonic Bonding of Anisotropic Conductive Films Containing Ultrafine Solder Balls for High-Power and

More information

Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications

Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications 2017 IEEE 67th Electronic Components and Technology Conference Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications Qinghua Zeng, Yong Guan,

More information

LPSC424.xxx Low Profile Silicon Capacitor

LPSC424.xxx Low Profile Silicon Capacitor LPSC424.xxx - 42 Low Profile Silicon Capacitor Rev 3. Key features Ultra low profile (1µm) High stability of capacitance value: Temperature

More information

TTC-1001 Thermal Test Chip Application Information

TTC-1001 Thermal Test Chip Application Information TTC-1001 Thermal Test Chip Application Information Thermal Engineeringa Associates 3287 Kifer Road Santa Clara, CA 95051 Tel: 650-961-5900 Email: info@thermenger.com www.thermengr.com Rev. 4 160125 TTC-1001

More information

Multi-chip Integration on a PLC Platform for 16X16 Port Optical Switch Using Passive Alignment Technique

Multi-chip Integration on a PLC Platform for 16X16 Port Optical Switch Using Passive Alignment Technique Multi-chip Integration on a PLC Platform for 16X16 Port Optical Switch Using Passive Alignment Technique Jung Woon Lim, Hwe Jong Kim, Seon Hoon Kim and Byung Sup Rho Korea Photonics Technology Institute

More information

Electrical Characterization of 3D Through-Silicon-Vias

Electrical Characterization of 3D Through-Silicon-Vias Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:

More information

Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints

Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints Thermomigration in Eutectic Tin-Lead Flip Chip Solder Joints Dan Yang, M. O. Alam, B. Y. Wu and Y. C. Chan* Department of Electronic Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon

More information

CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading

CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading CLCC Solder Joint Life Prediction under Complex Temperature Cycling Loading, Michael Osterman, and Michael Pecht Center for Advanced Life Cycle Engineering (CALCE) University of Maryland College Park,

More information

Jetting of Isotropic Conductive Adhesives with Silver Coated Polymer Particles

Jetting of Isotropic Conductive Adhesives with Silver Coated Polymer Particles Jetting of Isotropic Conductive Adhesives with Silver Coated Polymer Particles Gustaf Mårtensson 1,2 Kalland, Erik 3, Redford, Keith 3, Oppland, Ottar 5 1 Chalmers University of Technology, Göteborg, Sweden

More information

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B PRODUCT FAMILY SPEFICIFATION SCB10H Series Pressure Elements SCB10H Series Pressure Elements Doc. No. 82 1250 00 B Table of Contents 1 General Description... 3 1.1 Introduction... 3 1.2 General Description...

More information

314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu

314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu 314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY 2010 Effects of Warpage on Fatigue Reliability of Solder Bumps: Experimental and Analytical Studies Wei Tan, I. Charles Ume, Ying Hung,

More information

Assessment of Current Density Singularity in Electromigration of Solder Bumps

Assessment of Current Density Singularity in Electromigration of Solder Bumps Assessment of Current Density Singularity in Electromigration of Solder Bumps Pridhvi Dandu and Xuejun Fan Department of Mechanical Engineering Lamar University PO Box 10028, Beaumont, TX 77710, USA Tel:

More information

Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09

Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09 Assessment of Soft Errors due to Alpha Emissions from Presolder on Flip Chip Devices Rick Wong, Shi-Jie Wen, Peng Su, Li Li 10/30/09 1 Introduction Cause of Soft errors a. Ion creates electron hole pairs

More information

Understanding Integrated Circuit Package Power Capabilities

Understanding Integrated Circuit Package Power Capabilities Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of s interface circuits, like any integrated circuit, is very dependent on its environmental

More information

The Wire EE141. Microelettronica

The Wire EE141. Microelettronica The Wire 1 Interconnect Impact on Chip 2 Example: a Bus Network transmitters receivers schematics physical 3 Wire Models All-inclusive model Capacitance-only 4 Impact of Interconnect Parasitics Interconnect

More information

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz Delamination Modeling for Power Packages and Modules Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz The Micro Materials Center @ Virtual Prototyping Finite Element

More information

New Die Attach Adhesives Enable Low-Stress MEMS Packaging

New Die Attach Adhesives Enable Low-Stress MEMS Packaging New Die Attach Adhesives Enable Low-Stress MEMS Packaging Dr. Tobias Königer DELO Industrial Adhesives DELO-Allee 1; 86949 Windach; Germany Tobias.Koeniger@DELO.de Phone +49 8193 9900 365 Abstract High

More information

Understanding Integrated Circuit Package Power Capabilities

Understanding Integrated Circuit Package Power Capabilities Understanding Integrated Circuit Package Power Capabilities INTRODUCTION The short and long term reliability of National Semiconductor s interface circuits like any integrated circuit is very dependent

More information

SD-1000/2000 ROTARY CODED SWITCHES S D T B FEATURES PART NUMBER DESIGNATION. Please refer to the LIST OF PART NUMBERS when placing orders.

SD-1000/2000 ROTARY CODED SWITCHES S D T B FEATURES PART NUMBER DESIGNATION. Please refer to the LIST OF PART NUMBERS when placing orders. SD-00/2000 RoHS compliant INTERNAL STRUCTURE SD-00 / 2000 series Part name Material Flammability FEATURES Housing Polyphenylenesulphide UL9V-0 Metallic spring O ring Insert rotor Base Stainless (SUS 30)

More information

Effects of Stresses in Highly Accelerated Limit Test (HALT)

Effects of Stresses in Highly Accelerated Limit Test (HALT) Technical Report Effects of Stresses in Highly Accelerated Limit Test (HALT) Takuya Hirata, Raphael Pihet and Yuichi Aoki, Development Headquarters, ESPEC CORP. Abstract The effects of vibration stress

More information

Fluxless Soldering in Activated Hydrogen Atmosphere

Fluxless Soldering in Activated Hydrogen Atmosphere Fluxless Soldering in Activated Hydrogen Atmosphere C. Christine Dong1*, Richard E. Patrick1, Russell A. Siminski 1, and Tim Bao 2 1 Air Products and Chemicals, Allentown, PA 18195-1501, USA 2 Air Products

More information

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer 3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer Makoto Takamiya 1, Koichi Ishida 1, Koichi Takemura 2,3, and Takayasu Sakurai 1 1 University of Tokyo, Japan 2 NEC Corporation,

More information

Multilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts

Multilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts Tani et al.: Multilayer Wiring Technology with Grinding Planarization (1/6) [Technical Paper] Multilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts Motoaki Tani, Kanae

More information

Flexible Termination Reliability in Stringent Environments

Flexible Termination Reliability in Stringent Environments Flexible Termination Reliability in Stringent Environments John Prymak, Corey Antoniades, Peter Blais, Allen Hill, Ken Lai, Mark Laps, Kevin Lynn, Reggie Phillips, Cory Riedl, Axel Schmidt, Bill Sloka,

More information

Solder Joints Quality Assessment as Function of VPS Process Parameters

Solder Joints Quality Assessment as Function of VPS Process Parameters Solder Joints Quality Assessment as Function of VPS Process Parameters MIHAI BRANZEI, IOANA ARINA GHERGHESCU, SORIN CIUCA* Politehnica University of Bucharest, Materials Science and Engineering Faculty,

More information

Research Challenges and Opportunities. in 3D Integrated Circuits. Jan 30, 2009

Research Challenges and Opportunities. in 3D Integrated Circuits. Jan 30, 2009 Jan 3, 29 Research Challenges and Opportunities in 3D Integrated Circuits Ankur Jain ankur.jain@freescale.com, ankurjain@stanfordalumni.org Freescale Semiconductor, Inc. 28. 1 What is Three-dimensional

More information

SUNSTAR 传感与控制 TEL: FAX: Hall Sensor As of Nov SUNSTAR 自动化

SUNSTAR 传感与控制   TEL: FAX: Hall Sensor As of Nov SUNSTAR 自动化 As of Nov. 2004 E-MAIL: INTRODUCTION is a magnetic sensor using Hall effect, generating output voltage directly proportional to magnetic field. FEATURE AND APPLICATION Feature - SAMSUNG is highly sensitive

More information

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums

More information

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Wire July 30, 2002 1 The Wire transmitters receivers schematics physical 2 Interconnect Impact on

More information

Peak Strain and Displacement Sensors for Structural Health Monitoring

Peak Strain and Displacement Sensors for Structural Health Monitoring Peak Strain and Displacement Sensors for Structural Health Monitoring AKIRA MITA and SHINPEI TAKAHIRA ABSTRACT Simple and inexpensive passive sensors that can monitor the peak strain or displacement of

More information

Deformation of solder joint under current stressing and numerical simulation II

Deformation of solder joint under current stressing and numerical simulation II International Journal of Solids and Structures 41 (2004) 4959 4973 www.elsevier.com/locate/ijsolstr Deformation of solder joint under current stressing and numerical simulation II Hua Ye *, Cemal Basaran,

More information

Woon-Seong Kwon Myung-Jin Yim Kyung-Wook Paik

Woon-Seong Kwon   Myung-Jin Yim Kyung-Wook Paik Woon-Seong Kwon e-mail: wskwon@kaist.ac.kr Myung-Jin Yim Kyung-Wook Paik Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejon 305-701, Korea Suk-Jin

More information

Performance Evaluation of Polymers for Bumping and Wafer Level Packaging

Performance Evaluation of Polymers for Bumping and Wafer Level Packaging Performance Evaluation of Polymers for Bumping and Wafer Level Packaging John JH Reche 945 E. Verde Lane, Tempe, AZ 85284 jjhreche@wafer-bumping.com 11th Symposium on Wintherthur Museum and Gardens, DE

More information

Reliability analysis of different structure parameters of PCBA under drop impact

Reliability analysis of different structure parameters of PCBA under drop impact Journal of Physics: Conference Series PAPER OPEN ACCESS Reliability analysis of different structure parameters of PCBA under drop impact To cite this article: P S Liu et al 2018 J. Phys.: Conf. Ser. 986

More information

Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias

Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias As originally published in the IPC APEX EXPO Conference Proceedings. Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias Yan Ning, Michael H. Azarian, and Michael

More information

1. CONSTRUCTION Pink surface mount LEDs with reflector packaged featuring InGaN on SiC and phosphor technology.

1. CONSTRUCTION Pink surface mount LEDs with reflector packaged featuring InGaN on SiC and phosphor technology. 1. CONSTRUCTION Pink surface mount LEDs with reflector packaged featuring InGaN on SiC and phosphor technology. 2. USAGE Source of light for display unit. 3. DIMENSIONS See Figure.1 4. ABSOLUTE MAXIMUM

More information

SC-1000/2000 ROTARY CODED SWITCHES S C T B FEATURES PART NUMBER DESIGNATION. Please refer to the LIST OF PART NUMBERS when placing orders.

SC-1000/2000 ROTARY CODED SWITCHES S C T B FEATURES PART NUMBER DESIGNATION. Please refer to the LIST OF PART NUMBERS when placing orders. SC-00/2000 RoHS compliant INTERNAL STRUCTURE SC-00 / 2000 series 4 2 3 6 7 5 FEATURES Part name Material Flammability Housing Metallic spring O ring Insert rotor Polyphenylenesulphide Stainless (SUS 30)

More information

Study of Reliability Test Methods for Die-attach Joints on Power Semiconductors

Study of Reliability Test Methods for Die-attach Joints on Power Semiconductors Technology Report Study of Reliability Test Methods for Die-attach Joints on Power Semiconductors Kazunobu Arii, Yuichi Aoki and Kuniaki Takahashi Test Consulting Service Headquarters, ESPEC CORP. Abstract

More information

Friction and Elongation of Al Electrodes due to Micro-Sliding between the Inner Mo Electrode and the Al Electrodes in High-Power Devices

Friction and Elongation of Al Electrodes due to Micro-Sliding between the Inner Mo Electrode and the Al Electrodes in High-Power Devices Materials Transactions, Vol. 43, No. 9 (2002) pp. 2326 to 2330 c 2002 The Japan Institute of Metals EXPRESS REGULAR ARTICLE Friction and Elongation of Al Electrodes due to Micro-Sliding between the Inner

More information

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK vii TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATIONS LIST OF SYMBOLS ii iii iv v vi vii

More information

Study of Electromigration of flip-chip solder joints using Kelvin probes

Study of Electromigration of flip-chip solder joints using Kelvin probes Study of Electromigration of flip-chip solder joints using Kelvin probes Y. W. Chang and Chih Chen National Chiao Tung University, Department of Material Science & Engineering, Hsin-chu 30010, Taiwan,

More information

New Functions. Test mode and Specimen failure. Power cycle test system with thermal analysis capability using structure function.

New Functions. Test mode and Specimen failure. Power cycle test system with thermal analysis capability using structure function. using structure function. (1) Page 1/5 Test mode and failure There are two modes in a power cycle test: Tj Power cycle that changes the junction temperature (Tj Temperature) inside of the power semiconductor

More information

Electrical Conductive Adhesives with Nanotechnologies

Electrical Conductive Adhesives with Nanotechnologies Yi Li Daniel Lu C.P. Wong Electrical Conductive Adhesives with Nanotechnologies Springer 1 Introduction 1 1.1 Electronics Packaging and Interconnect 1 1.2 Interconnection Materials 11 1.2.1 Lead-Free Interconnect

More information

Dynamic behaviour of electronics package and impact reliability of BGA solder joints

Dynamic behaviour of electronics package and impact reliability of BGA solder joints Dynamic behaviour of electronics package and impact reliability of BGA solder joints Q YU1, H Kikuchil, S Ikedal, M Shiratoril, M Kakino2, N Fujiwara2 Department of Mechanical Engineering and Material

More information

AC-829A. Issued on Apr. 15 th 2013 (Version 1.0)

AC-829A. Issued on Apr. 15 th 2013 (Version 1.0) Hitachi Chemical Co., Ltd. Hitachi Anisotropic Conductive Film ANISOLM AC-829A Issued on Apr. 15 th 2013 (Version 1.0) 1. Standard specification, bonding condition, storage condition and characteristic.....1

More information

Plasma and the Statistics of the Wire Bonding Process

Plasma and the Statistics of the Wire Bonding Process Plasma Clean to Reduce Wire Bond Failures By John Maguire, Nordson MARCH Introduction Many books and articles have been written by wire bonding experts about wire bonding. Very often, plasma treatment

More information

The Use of COMSOL Multiphysics for Studying the Fracture Pressure of Rectangular Micro-Channels Embedded in Thin Silicon Substrates

The Use of COMSOL Multiphysics for Studying the Fracture Pressure of Rectangular Micro-Channels Embedded in Thin Silicon Substrates The Use of COMSOL Multiphysics for Studying the Fracture Pressure of Rectangular Micro-Channels Embedded in Thin Silicon Substrates Kaitlin Howell 1, H. Georgiou 2, A. Mapelli 3, P. Petagna 3, G. Romagnoli

More information

Robustness of Surface Mount Multilayer Ceramic Capacitors Assembled with Pb-Free Solder

Robustness of Surface Mount Multilayer Ceramic Capacitors Assembled with Pb-Free Solder Robustness of Surface Mount Multilayer Ceramic Capacitors Assembled with Pb-Free Solder Nathan Blattau 1, Patrick Gormally 2, Vin Iannaccone 2, Laurence Harvilchuck 3 and Craig Hillman 1 1 DfR Solutions,

More information

Hitachi Anisotropic Conductive Film ANISOLM AC-805A. Issued on Apr. 22, 2010

Hitachi Anisotropic Conductive Film ANISOLM AC-805A. Issued on Apr. 22, 2010 Hitachi Chemical Data Sheet Hitachi Anisotropic Conductive Film ANISOLM AC-85A Issued on Apr. 22, 21 1. Standard specification, bonding condition, storage condition and characteristic....1 2. Precautions

More information

WW12C, WW08C, WW06C, WW04C, WW02C. Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201

WW12C, WW08C, WW06C, WW04C, WW02C. Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201 WW12C, WW08C, WW06C, WW04C, WW02C ±5%, ±1%, ±0.5% Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201 *Contents in this sheet are subject to change without prior notice. Page 1 of 8 ASC_WWxxC_V05

More information

Case Study on Failure Analysis by Electron Beam Absorbed Current Method

Case Study on Failure Analysis by Electron Beam Absorbed Current Method Case Study on Failure Analysis by Electron Beam Absorbed Current Method Y. Ueki, J. Kinashi, Y. Tasaki, T. Nabeya, T. Kawaguchi, M. Todome, H. Wakamatsu and T. Miyazaki Test System Development Dept., TOSHIBA

More information

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Victor Moroz *, Munkang Choi *, Geert Van der Plas, Paul Marchal, Kristof Croes, and Eric Beyne * Motivation: Build Reliable 3D IC

More information

EE 330 Lecture 3. Basic Concepts. Feature Sizes, Manufacturing Costs, and Yield

EE 330 Lecture 3. Basic Concepts. Feature Sizes, Manufacturing Costs, and Yield EE 330 Lecture 3 Basic Concepts Feature Sizes, Manufacturing Costs, and Yield Review from Last Time Analog Flow VLSI Design Flow Summary System Description Circuit Design (Schematic) SPICE Simulation Simulation

More information

Available online at ScienceDirect. Procedia Technology 15 (2014 ) Y. Wang*, L. Overmeyer

Available online at   ScienceDirect. Procedia Technology 15 (2014 ) Y. Wang*, L. Overmeyer Available online at www.sciencedirect.com ScienceDirect Procedia Technology 15 (2014 ) 530 539 2nd International Conference on System-Integrated Intelligence: Challenges for Product and Production Engineering

More information

The Nottingham eprints service makes this work by researchers of the University of Nottingham available open access under the following conditions.

The Nottingham eprints service makes this work by researchers of the University of Nottingham available open access under the following conditions. Arjmand, E. and Agyakwa, P.A. and Johnson, C.M. (2014) Reliability of thick Al wire: a study of the effects of wire bonding parameters on thermal cycling degradation rate using non-destructive methods.

More information

Digital Integrated Circuits (83-313) Lecture 5: Interconnect. Semester B, Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1

Digital Integrated Circuits (83-313) Lecture 5: Interconnect. Semester B, Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1 Digital Integrated Circuits (83-313) Lecture 5: Interconnect Semester B, 2015-16 Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1 What will we learn today? 1 A First Glance at Interconnect 2 3

More information

Qualification Test Method and Acceptance Criteria

Qualification Test Method and Acceptance Criteria Qualification Method and Acceptance Criteria The summary shown in following tables give brief descriptions of the various reliability tests. Not all of the tests listed are performed on each product and

More information

HSG-IMIT Application AG

HSG-IMIT Application AG B4.1 Acceleration Sensors IP-Blocks for MEMS Foundry Surface Micromachining Process R. Knechtel, S. Dempwolf S. Hering X-FAB Semiconductor Foundries AG Haarberstraße 67 99097 Erfurt / Germany T. Link J.

More information

SPECIFICATIONS OF CITILIGHT 1 / Scope of Application These specifications apply to chip type LED lamp, CITILIGHT, model CL-822 -U1D-T.

SPECIFICATIONS OF CITILIGHT 1 / Scope of Application These specifications apply to chip type LED lamp, CITILIGHT, model CL-822 -U1D-T. SPECIFICATIONS OF 1 / 11 1. Scope of Application These specifications apply to chip type LED lamp,, model CL-822 -U1D-T. 2. Part code C L - 8 2 2 - U 1 D - T Series 822 : White LED for general lighting.

More information

1. Features of Ceramic LED PKG

1. Features of Ceramic LED PKG Ceramic LED PKG 1. Features of Ceramic LED PKG Compactness Compactness (Small, (Small, Low Low profile) profile) High High Reliability Reliability Good Good Thermal Thermal Properties Properties Surface

More information

1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free)

1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free) 1W, 1206, (Lead free / Halogen Free) 1. Scope This specification applies to 1.6mm x 3.2mm size 1W, fixed metal film chip resistors rectangular type for use in electronic equipment. 2. Type Designation

More information

Effects of hygrothermal aging on anisotropic conductive adhesive joints: experiments and theoretical analysis

Effects of hygrothermal aging on anisotropic conductive adhesive joints: experiments and theoretical analysis J. Adhesion Sci. Technol., Vol. 20, No. 12, pp. 1383 1399 (2006) VSP 2006. Also available online - www.brill.nl/jast Effects of hygrothermal aging on anisotropic conductive adhesive joints: experiments

More information

Development of Lift-off Photoresists with Unique Bottom Profile

Development of Lift-off Photoresists with Unique Bottom Profile Transactions of The Japan Institute of Electronics Packaging Vol. 8, No. 1, 2015 [Technical Paper] Development of Lift-off Photoresists with Unique Bottom Profile Hirokazu Ito, Kouichi Hasegawa, Tomohiro

More information

20 MHz Free-Free Beam Microelectromechanical Filter with High Quality Factor

20 MHz Free-Free Beam Microelectromechanical Filter with High Quality Factor 20 MHz Free-Free Beam Microelectromechanical Filter with High Quality Factor Group 4 Yang Lu 1, Tianfeng Lu 1, Han Wang 2, Zichen Tang 2 1 Department of Material Science and Engineering 2 Department of

More information

Photosensitive Polyimide for Packaging Applications

Photosensitive Polyimide for Packaging Applications Journal of Photopolymer Science and Technology Volume 28, Number 1 (2015) 73 77 2015SPST Photosensitive Polyimide for Packaging Applications Masao Tomikawa, Ryoji kuda, and Hiroyuki hnishi Electronic &

More information

Chapter 11. Reliability of power module

Chapter 11. Reliability of power module Chapter 11 Reliability of power module CONTENTS Page 1 Basis of the reliability 11-2 2 Reliability test condition 11-3 3 Power cycle curve 11- Market of the power modules will widely spread towards the

More information

AREP Series Aluminum Solid Electrolytic Capacitors Aluminum Solid Electrolytic Capacitors

AREP Series Aluminum Solid Electrolytic Capacitors Aluminum Solid Electrolytic Capacitors Features -Super low ESR, high ripple current capability -Rated voltage:6.3~35vdc -Endurance:5,000 hours at 105ºC -Suitable for DC-DC converters, voltage regulators and decoupling applications -RoHS Compliant

More information

PLW7070* Series and PLW3535* Series I2LED High Power LED Product Application Note

PLW7070* Series and PLW3535* Series I2LED High Power LED Product Application Note PLW7070* Series and PLW3535* Series I2LED High Power LED Product Application Note Page 2 of 12 This application note describes Plessey s MaGIC TM (Manufactured on GaN-on-Si I/C) technology LED die and

More information

RS INDUSTRY LIMITED. RS Chip Array ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D

RS INDUSTRY LIMITED. RS Chip Array ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D APPROVAL SHEET Customer Information Customer : Part Name : Part No. : Model No. : COMPANY PURCHASE R&D Vendor Information Name: RS INDUSTRY LIMITED Part Name ARRAY TYPE MULTILAYER VARISTOR Part No. RS

More information

The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1

The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 Ročník 2012 Číslo VI The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 1 Department of Microelectronics, Faculty of Electrical Engineering and

More information

Specification YGHR411-H

Specification YGHR411-H Specification HR411H Pb Free Drawn SSC Approval Customer Approval [ Contents ] 1. Description 2. Absolute maximum ratings 3. ElectroOptical characteristics 4. Characteristic diagrams 5. Reliability result

More information

RS INDUSTRY LIMITED. RS Chip Single ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D

RS INDUSTRY LIMITED. RS Chip Single ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D APPROVAL SHEET Customer Information Customer : Part Name : Part No. : Model No. : COMPANY PURCHASE R&D Vendor Information Name: Part Name RS INDUSTRY LIMITED Chip ESD Part No. RS 0402-5V500S Lot No. PART

More information

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Torsten Hauck*, Wim Teulings*, Evgenii Rudnyi ** * Freescale Semiconductor Inc. ** CADFEM GmbH Abstract In this paper we will

More information

Product Data Sheet PD-0053-A

Product Data Sheet PD-0053-A Product Data Sheet PD-0053-A 3M Mini D Ribbon (MDR) Connector MDR Surface Mount 102XX-1210 XE 102XX-1S10 XE Page: 1 of 11 Table of Contents 1.0 SCOPE...2 2.0 PRODUCT TESTED...2 3.0 GENERAL CONDITIONS...2

More information

Technical Notes. Introduction. PCB (printed circuit board) Design. Issue 1 January 2010

Technical Notes. Introduction. PCB (printed circuit board) Design. Issue 1 January 2010 Technical Notes Introduction Thermal Management for LEDs Poor thermal management can lead to early LED product failure. This Technical Note discusses thermal management techniques and good system design.

More information

WITH increasing demand on higher resolution display

WITH increasing demand on higher resolution display IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, VOL. 33, NO. 2, APRIL 2010 77 Measuring Manufacturing Yield for Gold Bumping Processes Under Dynamic Variance Change W. L. Pearn, Y. T. Tai, and

More information

F R A U N H O F E R I N

F R A U N H O F E R I N FRAUNHOFER Institute FoR Electronic NAno systems ENAS System Packaging 1 2 3 4 5 The actual developments of micro and nano technologies are fascinating. Undoubted they are playing a key role in today s

More information

MLCC with FLEXITERM. General Specifications GENERAL DESCRIPTION APPLICATIONS PRODUCT ADVANTAGES HOW TO ORDER C 104 K A Z 2 A

MLCC with FLEXITERM. General Specifications GENERAL DESCRIPTION APPLICATIONS PRODUCT ADVANTAGES HOW TO ORDER C 104 K A Z 2 A General Specifications GENERAL DESCRIPTION With increased requirements from the automotive industry for additional component robustness, AVX recognized the need to produce a MLCC with enhanced mechanical

More information