Reduced Ordered Binary Decision Diagrams
|
|
- Morris Heath
- 6 years ago
- Views:
Transcription
1 Symbolic Model Checking : Decision Diagrams and Symmetries Yann Thierry-Mieg November 6 ICTAC 6 Tunis, Tunisia Reduced Ordered Binary Decision Diagrams (RO)BDD BDD for Model-checking BDD extensions Exploiting Symmetries
2 Binary Decision Diagrams Y. Thierry-Mieg November6 3 Most cited document in computer science according to citeseer :. Graph-Based Algorithms for Boolean Function Manipulation Bryant (986) In this paper we present a new data structure for representing Boolean functions and an associated set of... Introduces Reduced Ordered Binary Decision Diagrams (RO)BDD What is a (RO)BDD? A compact data structure to represent boolean functions BDD : an example : f = ( a b) c Y. Thierry-Mieg November6 4 An ordered (a<b<c) binary decision diagram for f :
3 BDD : an example : f = ( a b) c Y. Thierry-Mieg November6 5 Reduction : single occurrence of terminals BDD : an example : f = ( a b) c Y. Thierry-Mieg November6 6 Recursively from terminals : single occurrence of any node Uses a unicity table for nodes (hash table) Node hash key based on : node + hash key of sons 3
4 BDD : an example : f = ( a b) c Y. Thierry-Mieg November6 7 Remove useless nodes Criterion : variable value does not influence truth value of formula <=> both son arcs point to me node Properties of ROBDD Y. Thierry-Mieg November6 8 4
5 Properties of BDD : Choice of an order Y. Thierry-Mieg November6 9 Model checking and BDD (RO)BDD BDD for Model-checking BDD extensions Exploiting Symmetries 5
6 Representing a state-space using DD Y. Thierry-Mieg November6 Principle : A path in the structure represents a reachable state A state S is described by the value of its state variables Example : A mutual exclusion protocol for process p and p Example Y. Thierry-Mieg November6 6
7 Example Y. Thierry-Mieg November6 3 P Good representation for Globally Asynchronous Locally Synchronous (GALS) systems : Independence of local actions (t and t) is well captured P Variable Ordering issues Y. Thierry-Mieg November6 4 P P P P 7
8 Growth in node size w.r.t. order Y. Thierry-Mieg November6 5 Nb Proc 5 Nb States 44 Consecutive order 6 4 Interlaced order 6 Linear growth vs exponential growth for poor ordering clearly visible Linear growth of representation but exponential growth of state-space size with appropriate ordering!! e For some problems BDD based techniques allow to go much further than explicit representation techniques 3.486e+9 6 -out of ram- Efficiency of BDD Y. Thierry-Mieg November6 6 Computations on BDD use a cache to limit complexity Cache is of the form Key:<operation, operand_,..,operand_n >-> value:result Where operands and result are BDD nodes Example : Cache : contains <union, a, b > -> c if (a U b) = c 8
9 union of BDD Y. Thierry-Mieg November6 7 union (a,b) If (a= or b=) return b; If (a= or b=) return a; If (a=b) return a; If ( <union,a,b> -> r in cache ) return r; BDD r= createbdd( => union(a[],b[]), => union(a[],b[]) ) Cache.add( <union,a,b> -> r) Return r; Complexity of BDD operations Y. Thierry-Mieg November6 8 createbdd uses a unicity table based on node structure Hash on value of son nodes Operation cache => complexity proportional to #nodes(a) x #nodes(b) => number of nodes Without it complexity would be proportional to number of PATHS in the structure Intersection differs from union only in terminal cases If (a = or b = ) return b If (a = or b = ) return a 9
10 State space computation Y. Thierry-Mieg November6 9 Classic algorithm is based on Breadth-first exploration BFS Consider a system composed of k state variables (i.e. state space represented as a k-level BDD) Transition relation represented using k variables (i,j) = (i,j,..ik,jk) System can go from i to j in one step A special synchronized product (relational product) operation is defined to apply such a transition to a system p New p Transition BDD for Next(t) p Paths to terminal not represented Useless variables removed New p Y. Thierry-Mieg November6 Slide by G. Ciardo
11 Combining transitions Y. Thierry-Mieg November6 BDD representing transitions can be combined using union Full transition relation NextAll = union ( Next(t)+..+Next(tn) ) Algorithm for BFS(s) S := S N := While (N!= S) N := S S := S U NextAll(S) Return S Symbolic Model Checking: States and Beyond (LICS 99) Burch, Clarke, McMillan, Dill, Hwang State space representation size Y. Thierry-Mieg November6 BFS performs better than the intuitive algorithm Size of representation is not directly linked to number of states manipulated Re-evaluating a transition on an already reached state is likely to ctose a cache-hit thus has experimentally low cost. Algorithm for newbfs(s) S := S N := S While (N!= ) N := NextAll(U) \ S S := S U N Return S Only computes NextAll on newly reached states
12 Decomposing the transition relation [Roig 95] Y. Thierry-Mieg November6 3 The idea is to cluster some transitions but keep an expression of the transition relation in parts Next(i) for I in..nbclusters = union ( Next(tj),..Next(tj+k)) Create one cluster for each process (requires structural information) Not quite BFS anymore as chainings may occur Solves problems experienced with the size of NextAll BDD Algorithm for chainbfs(s) S := S N := While (N!= S) N := S For (i in..nbclusters) S := S U Next(i) (S) Return S Compared performances Performances (Ciardo 5) using Smart New Slide by G. Ciardo New Y. Thierry-Mieg November6 New 4 New BFS BFS Chain Chain BFS BFS Chain Chain
13 Y. Thierry-Mieg November6 5 Using the state space representation Y. Thierry-Mieg November6 6 The state space representation allows to easily verify fety properties Can we reach a bad state Can A and B both be true simultaneously State space generation is the basis for more complex temporal logic properties such as CTL CTL properties can be expressed as nested fix points of the transition relation and its reverse Next - 3
14 Y. Thierry-Mieg November6 7 BDD based algorithm for EX(f) Y. Thierry-Mieg November6 8 Let F be the set of states tisfying f F can be built by selecting states from the full state space EX(F) S := Next - (F) Return S 4
15 Operator EU for E(f U g) Y. Thierry-Mieg November6 9 Let F and G be the set of states tisfying f and g EU(F,G) S := G N := While (N!= S) N := S S := S ( F Next - (S)) Return S Initialize with states that verify g Keep only predecessors that verify f Operator EG for EG (f) Y. Thierry-Mieg November6 3 Let F be the set of states tisfying f EG(F) S := F N := While (N!= S) N := S S := S Next - (S) Return S 5
16 Some BDD extensions (RO)BDD BDD for Model-checking BDD extensions Exploiting Symmetries Decision Diagrams : Widely accepted in verification tools Y. Thierry-Mieg November6 3 SMV (US): FSM/Kripke structure emblematic first symbolic enabled verification tool. Now uses (NuSMV -Italy) library Cudd. Uppaal (Den-Nor): Hybrid systems uses Difference Bounded Matrix diagrams to represent clocks Pri (UK) : Stochastic process algebra uses Matrix DD and Multi-terminal DD for stochastic verification Smart (US) : Stochastic Petri nets uses integer valued DD, both CTL and stochastic solution engine (+turation) Red (Taiwan) : Timed automata Specific solution for real time systems 6
17 Integer valued Decision Diagrams Some variants: Multi-way DD (Ciardo&Miner Icatpn 99) Data Decision Diagrams (Couvreur et al. Icatpn ) Variables may have an integer domain instead of boolean domain Usually zero-suppressed, to allow arbitrary variable domains provided the actual reachable set is finite Using BDD, one has to decode integer state variables into their log_(n) bit representation Problem : complexity also linked to nb arcs/node, not only number of nodes Data Decision Diagram No variable order (handled in the union operation to handle incompatibilities) Homomorphis to define the transition relation Y. Thierry-Mieg November a a b 4 c Multi terminal Decision Diagrams Y. Thierry-Mieg November6 34 Multi-terminal (MTDD [Fujita+ 97] or Algebraic DD [Bahar+ 93]): Instead of single terminal, use several terminals Allows to give a correspondence between a state and a characteristic it has Not just presence or absence of a state Example : integer terminal Terminal gives the distance (number of steps) from initial state of any state union handles me path with different terminals => keep the allest terminal Useful for finding shortest witness or counter-example traces Example : Real valued terminal Used in stochastic/probabilistic systems, gives the probability of being in a state union handles the approximation ( terminals x and y considered equal if x-y < epsilon) 7
18 Saturation vs BFS Y. Thierry-Mieg November6 35 Saturation algorithm introduced by Ciardo+ Tacas Tacas 3 Fire transitions from the leaves (terminals) up to root Go to ancestor of a node iff. The current node is turated : all events that only affect this variable and variables below it have been fired atil a fixpoint is reached Each time a node is affected by an event, returate it. Not BFS anymore, firing order of events follows data structure Huge reduction of time and space complexity Good tackling of intermediate peak size effect Saturation example Y. Thierry-Mieg November6 36 Suppose event = if (d <) d++; Iteration + h a b c 3 d a b c 3 d BFS style iterations Iteration + h a 3 b c d a 3 b c d 3 a b c d 8
19 Saturation effect Y. Thierry-Mieg November6 37 Nested transitive closure or fixpoint = turation allows: single traverl of the top of the tree => cost of + and h less intermediate nodes Iteration BFS style iterations Iteration a b c d h 3 a b c d 3 a b c d h 3 a b c d Useless intermediate nodes!! 3 a b c d Performance measures : effect of turation Y. Thierry-Mieg November6 38 Transitive closure allows more efficiency Saturation "à la Ciardo" (Tacas' and '3) Ornize events by highest variable affected 9
20 Set Decision Diagram (SDD) Y. Thierry-Mieg November6 39 Limits of pre-existing library (DDD) reached Need for structure Idea : hierarchy Label the arcs with a SET = Set Decision Diagram Increases sharing Memory in Time in cache traverls DDD SDD + DDD = referenced values Set Decision Diagrams : A compositional Model Y. Thierry-Mieg November6 4 SDD arcs may be labeled by DDD Hierarchical Structure Adapted to composition captures the similarity of repeated modules The similarity of behavior of the philosophers is captured : 8*( Philosopher)
21 4 Y. Thierry-Mieg November6 DDD sharing & SDD sharing Idle WaitLeft WaitLeft HasLeft HasLeft WaitRight HasRight HasRight Fork Idle WaitLeft WaitLeft HasLeft WaitRight HasRight HasRight Fork Idle WaitLeft WaitLeft HasLeft WaitRight HasRight HasRight Fork Idle3 WaitLeft3 WaitLeft3 HasLeft3 WaitRight3 HasRight3 Fork3 HasLeft3 WaitRight3 Fork Idle3 WaitLeft3 HasLeft3 HasLeft WaitRight Fork Idle WaitLeft HasLeft HasLeft WaitRight Fork Idle WaitLeft HasLeft WaitRight HasRight HasRight Fork Idle WaitLeft WaitLeft HasLeft WaitRight HasRight HasRight Fork Idle WaitLeft WaitLeft HasLeft WaitRight HasRight HasRight Fork Idle3 WaitLeft3 WaitLeft3 HasLeft3 WaitRight3 HasRight3 HasRight3 Fork3 HasLeft3 WaitRight3 Fork Idle3 WaitLeft3 HasLeft3 HasLeft WaitRight Fork Idle WaitLeft HasLeft HasLeft WaitRight Fork Idle WaitLeft HasLeft HasLeft WaitRight Mod_ State space, 4 philosophers (DDD) P // P // P3 // P4 With SDD, the state of a philosopher is referenced. mod mod Mod_ mod Mod_ mod Mod_ mod Mod_3 mod Mod_ mod Mod_ mod 3 Mod_3 mod 3 Mod_ one Mod_3 Mod_ Mod_ Mod_ mod Mod_3 mod Mod_ mod 3 Mod_3 mod 3 Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ Mod_3 Mod_ (P) // (P) // (P3) // (P4) (P) (P) (P3) (P4) Idle WaitLeft WaitLeft HasLeft WaitRight HasRight Fork HasLeft WaitRight Idle WaitLeft HasLeft WaitRight HasRight HasRight Fork Idle WaitLeft HasLeft Idle WaitLeft WaitLeft HasLeft HasLeft WaitRight Mod_ 6 Mod_ 6 Mod_3 6 Mod_ 6 Pi P P P3 P4 4 Y. Thierry-Mieg November6 C E E A A B B D D F F G G H C E E A A B B D D F F G G H C E E A A B D F F G G H C3 E3 A3 D3 F3 G3 H3 C4 E4 A4 B4 D4 F4 G4 H4 B D A B B D D F G H F G H C3 E3 E3 A3 D3 F3 G3 A3 D3 D3 F3 G3 H3 F3 G3 H3 C4 E4 E4 A4 B4 D4 F4 G4 A4 B4 B4 D4 F4 G4 H4 F F G G H C E E A B B D D F G F G A B B D D F G H F G H C3 E3 E3 A3 D3 D3 F3 G3 F3 G3 A3 D3 D3 F3 G3 H3 F3 G3 H3 C4 E4 A4 B4 B4 D4 F4 G4 D F F G G H B B D D D A B B D D F G H F G H C E E A B B D D F G F G A B B D D F G H F G H C3 E3 E3 A3 D3 D3 F3 G3 F3 G3 A3 D3 F3 G3 H3 F F G G H C E E A B B D D F G F G A B B D D F G H F G H C E E A B B D D F G F G A B B D D F G H F G H C3 E3 A3 D3 F3 G3 D F F G G H B B D D D A B B D D F G H F G H C E E A B B D D F G F G A B B D D F G H F G H C E E A B B D D F G F G A B B D F G H DDD to SDD Model "slotted ring", 5 participants, states mod mod Mod_ mod Mod_ mod Mod_ mod Mod_ mod Mod_ mod Mod_ mod 3 Mod_ mod 3 Mod_ mod 3 Mod_ mod 4 Mod_ mod 4 Mod_ mod 4 Mod_ one Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ mod 3 Mod_ Mod_ Mod_ Mod_ mod Mod_ mod Mod_ Mod_ Mod_ mod 3 Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ Mod_ C E E A A B D F F G G H B D A B B D F G H C E A B B D F G C E Mod_ Mod_ 3 Mod_ pure DDD 35 nodes Peak 93k nodes 6 secondes SDD... 8 nodes...+ddd 3 nodes Peak at nodes.4 secondes (turation dibled)
22 Kanban example, low parameter value (5) Y. Thierry-Mieg November6 43 SDD mod Mod_ Mod_ Mod_ Mod_3 Mod_ Mod_4 Mod_5 Mod_6 DDD Mod_ mod Mod_ Mod_3 Mod_4 Mod_5 Mod_6 P Pout P Pout P Pout P Pout P Pout P P Pout mod mod mod mod mod mod Mod_ Mod_ Mod_3 Mod_4 Mod_5 Mod_6 Pback Pback Pback Pback Pback Pback mod 3 Mod_ Pm Pm Pm Pm Pm Pm one Explosion of arcs per node as states per component increases Level 4 :(,56) Level 3 :(,56) Level 37:(9,56) 35:(46,44) 3:(,5) 8:(7,) 3:(,4) :(,) Level 7:(,56) MDD (Smart) Level 7 Conclusions on Decision Diagrams Y. Thierry-Mieg November6 44 Huge success in hardware verification Pasge to verification of software more difficult Variable length signature (creation/destruction of objects) Integer or real valued variables Expression of complex (code) transitions An active research topic New Extensions of DD (i.e. hierarchy ) Using DD to tackle new problems (i.e. real-valued clocks ) new transition relation strategies (turation ) DD are perfect for some systems, poor in other settings More research is needed to provide heuristics that autoconfigure DD libraries
23 Symmetry exploitation : another «symbolic» representation (RO)BDD BDD for Model-checking BDD extensions Exploiting Symmetries Factual observation : Existence of symmetries Y. Thierry-Mieg November6 46 In Distributed Systems: Repeated Instances : clients, process... Symmetric Domains : memory adresses, pid,... Discretition of variables with a continuous domain : sensors... Large domains but existence of few values critical to control : i < threshold, i... Exploiting symmetries Well Formed Petri Nets [CDFH'9] Murphi [IpDill'96] Extensions to partial symmetries [Capra',BHI'4] 3
24 Symbolic Reachability Graph : principle Y. Thierry-Mieg November6 47 CurAlt = subclass AltOK is [..9] subclass AltNOK is [3..,AltErr] CurAlt = CurAlt=<> CurAlt=<> CurAlt=<9> 9 states OK GetAlt(<x>) CurAlt=<> 77 states CurAlt=<3> CurAlt=<3> GetAlt(x in AltOK) CurAlt=<AltErr> CurAlt = Z Z = Z in AltOK OK GetAlt(x in AltNOK) CurAlt = Z Z = Z in AltNOK NOK [x in AltNOK] [x in AltOK] [x<3 and x!= AltErr] [x>=3 or x = AltErr] NOK Concrete RG Symbolic RG SRG properties Y. Thierry-Mieg November6 48 Symbolic reachability graph SRG Based on a notion of permutations that preserve behaviors Permutations described through a partition Symbolic state = equivalence class representative of behavior Equivalence Classes w.r.t. Transition relation permutations are allowed if they respect the partition Gain may be exponential Very few symbolic states Symbolic firing => few arcs The rougher the partition, the better the in Worst case SRG = RG, if partition distinguishes every element = no permutations allowed 4
25 Well-Formed Nets : A simple Client Server protocol Y. Thierry-Mieg November6 49 Concrete Marking Symbolic Marking <c>+<c> +<c3> <cli> Client t <cli,serv,m> <cli> Wait Req t <cli,serv,m> <cli,serv,m> Treat <serv> <s>+<s> Server Z C <cli> <cli> <cli,serv> <serv> Z S <cli> <cli> t3 t4 Z C =3 Resp Z S = Concrete State space (C=, S=, M=) Y. Thierry-Mieg November6 5 gr gr gr gr gr Dimensions 4 Nodes 54 Arcs C gr gr gr gr gr Cycles = Client to server call with mesge M No interlaced requests (i.e. other client remains idle) gr C gr gr gr gr gr 5
26 SRG () Clients are Permutable Y. Thierry-Mieg November6 5 gr 4 nodes, 54 arcs C C gr gr gr gr gr 4 nodes, 7 arcs C C C gr gr gr gr gr gr gr gr C gr gr gr gr gr Ci : «A» Client gr sends M gr gr gr gr A client sends M to server Two paths (C C) Same configuration, only single path (identity of clients may be permuted) Graphe Quotient () Les Mesges Sont Permutables Y. Thierry-Mieg November6 5 4 nodes, 7 arcs grc C gr gr nodes, 6 arcs C C et M M gr "A" client sends M "A" client sends M gr gr gr "a" client sends "a" mesge gr gr gr gr gr a client sends a mesge to server Two Paths (M M) Same configuration, a single path (identity of mesges permutable) 6
27 Conclusions on SRG Y. Thierry-Mieg November6 53 Symbolic firing rule not presented due to lack of space Sorry! SRG is compatible with many other techniques Partial order reductions Attempts at combining with DD SRG suffers from some drawbacks Requires full symmetry of the system New techniques allow to construct variants of SRG with support for partial symmetry in property or system Problem of defining symmetries left to user But automatic symmetry analysis/detection is possible Complexity of symbolic firing may be high Usual trade-off time vs. memory Makes it well adapted to grid computing (high CPU uge, low bandwidth) Well Formed nets currently being standardized by ISO under the appellation Symmetric Nets 7
Efficient reachability set generation and storage using decision diagrams
Efficient reachability set generation and storage using decision diagrams Andrew S. Miner Gianfranco Ciardo Department of Computer Science College of William and Mary Williamsburg, VA, 23185 {asminer,ciardo}@cs.wm.edu
More informationBinary Decision Diagrams and Symbolic Model Checking
Binary Decision Diagrams and Symbolic Model Checking Randy Bryant Ed Clarke Ken McMillan Allen Emerson CMU CMU Cadence U Texas http://www.cs.cmu.edu/~bryant Binary Decision Diagrams Restricted Form of
More informationAbstractions and Decision Procedures for Effective Software Model Checking
Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture
More informationBinary Decision Diagrams
Binary Decision Diagrams Literature Some pointers: H.R. Andersen, An Introduction to Binary Decision Diagrams, Lecture notes, Department of Information Technology, IT University of Copenhagen Tools: URL:
More informationCTL Model checking. 1. finite number of processes, each having a finite number of finite-valued variables. Model-Checking
CTL Model checking Assumptions:. finite number of processes, each having a finite number of finite-valued variables.. finite length of CTL formula Problem:Determine whether formula f 0 is true in a finite
More informationOverview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?
Computer Engineering and Networks Overview Discrete Event Systems Verification of Finite Automata Lothar Thiele Introduction Binary Decision Diagrams Representation of Boolean Functions Comparing two circuits
More informationDouble Header. Model Checking. Model Checking. Overarching Plan. Take-Home Message. Spoiler Space. Topic: (Generic) Model Checking
Double Header Model Checking #1 Two Lectures Model Checking SoftwareModel Checking SLAM and BLAST Flying Boxes It is traditional to describe this stuff (especially SLAM and BLAST) with high-gloss animation
More informationBinary Decision Diagrams
Binary Decision Diagrams Logic Circuits Design Seminars WS2010/2011, Lecture 2 Ing. Petr Fišer, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical University in Prague
More informationExploiting Interleaving Semantics in Symbolic State Space Generation
Exploiting Interleaving Semantics in Symbolic State Space Generation GIANFRANCO CIARDO ciardo@cs.ucr.edu Dept. of Computer Science and Engineering, University of California, Riverside, CA GERALD LÜTTGEN
More informationMODEL CHECKING. Arie Gurfinkel
1 MODEL CHECKING Arie Gurfinkel 2 Overview Kripke structures as models of computation CTL, LTL and property patterns CTL model-checking and counterexample generation State of the Art Model-Checkers 3 SW/HW
More informationSemantic Equivalences and the. Verification of Infinite-State Systems 1 c 2004 Richard Mayr
Semantic Equivalences and the Verification of Infinite-State Systems Richard Mayr Department of Computer Science Albert-Ludwigs-University Freiburg Germany Verification of Infinite-State Systems 1 c 2004
More informationFinite-State Model Checking
EECS 219C: Computer-Aided Verification Intro. to Model Checking: Models and Properties Sanjit A. Seshia EECS, UC Berkeley Finite-State Model Checking G(p X q) Temporal logic q p FSM Model Checker Yes,
More informationModel Checking: An Introduction
Model Checking: An Introduction Meeting 3, CSCI 5535, Spring 2013 Announcements Homework 0 ( Preliminaries ) out, due Friday Saturday This Week Dive into research motivating CSCI 5535 Next Week Begin foundations
More informationState-Space Exploration. Stavros Tripakis University of California, Berkeley
EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2014 State-Space Exploration Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE
More informationReduced Ordered Binary Decision Diagrams
Reduced Ordered Binary Decision Diagrams Lecture #13 of Advanced Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling & Verification E-mail: katoen@cs.rwth-aachen.de June 5, 2012 c JPK Switching
More informationVerification. Arijit Mondal. Dept. of Computer Science & Engineering Indian Institute of Technology Patna
IIT Patna 1 Verification Arijit Mondal Dept. of Computer Science & Engineering Indian Institute of Technology Patna arijit@iitp.ac.in Introduction The goal of verification To ensure 100% correct in functionality
More informationModels for Efficient Timed Verification
Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model
More informationCOMPRESSED STATE SPACE REPRESENTATIONS - BINARY DECISION DIAGRAMS
QUALITATIVE ANALYIS METHODS, OVERVIEW NET REDUCTION STRUCTURAL PROPERTIES COMPRESSED STATE SPACE REPRESENTATIONS - BINARY DECISION DIAGRAMS LINEAR PROGRAMMING place / transition invariants state equation
More informationA brief history of model checking. Ken McMillan Cadence Berkeley Labs
A brief history of model checking Ken McMillan Cadence Berkeley Labs mcmillan@cadence.com Outline Part I -- Introduction to model checking Automatic formal verification of finite-state systems Applications
More informationA Brief Introduction to Model Checking
A Brief Introduction to Model Checking Jan. 18, LIX Page 1 Model Checking A technique for verifying finite state concurrent systems; a benefit on this restriction: largely automatic; a problem to fight:
More informationSymbolic Model Checking with ROBDDs
Symbolic Model Checking with ROBDDs Lecture #13 of Advanced Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling & Verification E-mail: katoen@cs.rwth-aachen.de December 14, 2016 c JPK Symbolic
More informationSanjit A. Seshia EECS, UC Berkeley
EECS 219C: Computer-Aided Verification Explicit-State Model Checking: Additional Material Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: G. Holzmann Checking if M satisfies : Steps 1. Compute Buchi
More informationSymbolic Model Checking of Domain Models. for Autonomous Spacecrafts
Raisonnement sur modèles Intelligence artificielle Symbolic Model Checking of Domain Models Vérification symbolique for Autonomous Spacecrafts Charles Pecheur (RIACS / NASA Ames) Autonomie Logiciel spatial
More informationSMV the Symbolic Model Verifier. Example: the alternating bit protocol. LTL Linear Time temporal Logic
Model Checking (I) SMV the Symbolic Model Verifier Example: the alternating bit protocol LTL Linear Time temporal Logic CTL Fixed Points Correctness Slide 1 SMV - Symbolic Model Verifier SMV - Symbolic
More informationModel Checking with CTL. Presented by Jason Simas
Model Checking with CTL Presented by Jason Simas Model Checking with CTL Based Upon: Logic in Computer Science. Huth and Ryan. 2000. (148-215) Model Checking. Clarke, Grumberg and Peled. 1999. (1-26) Content
More informationRecent results on Timed Systems
Recent results on Timed Systems Time Petri Nets and Timed Automata Béatrice Bérard LAMSADE Université Paris-Dauphine & CNRS berard@lamsade.dauphine.fr Based on joint work with F. Cassez, S. Haddad, D.
More informationQuIDD-Optimised Quantum Algorithms
QuIDD-Optimised Quantum Algorithms by S K University of York Computer science 3 rd year project Supervisor: Prof Susan Stepney 03/05/2004 1 Project Objectives Investigate the QuIDD optimisation techniques
More informationThe algorithmic analysis of hybrid system
The algorithmic analysis of hybrid system Authors: R.Alur, C. Courcoubetis etc. Course teacher: Prof. Ugo Buy Xin Li, Huiyong Xiao Nov. 13, 2002 Summary What s a hybrid system? Definition of Hybrid Automaton
More informationComputation Tree Logic (CTL) & Basic Model Checking Algorithms
Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking
More informationStéphane Lafortune. August 2006
UNIVERSITY OF MICHIGAN DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE LECTURE NOTES FOR EECS 661 CHAPTER 1: INTRODUCTION TO DISCRETE EVENT SYSTEMS Stéphane Lafortune August 2006 References for
More informationSymbolic Trajectory Evaluation (STE): Orna Grumberg Technion, Israel
Symbolic Trajectory Evaluation (STE): Automatic Refinement and Vacuity Detection Orna Grumberg Technion, Israel Marktoberdort 2007 1 Agenda Model checking Symbolic Trajectory Evaluation Basic Concepts
More informationBoolean decision diagrams and SAT-based representations
Boolean decision diagrams and SAT-based representations 4th July 200 So far we have seen Kripke Structures 2 Temporal logics (and their semantics over Kripke structures) 3 Model checking of these structures
More informationAutomatic Generation of Polynomial Invariants for System Verification
Automatic Generation of Polynomial Invariants for System Verification Enric Rodríguez-Carbonell Technical University of Catalonia Talk at EPFL Nov. 2006 p.1/60 Plan of the Talk Introduction Need for program
More informationFormal Methods Lecture VII Symbolic Model Checking
Formal Methods Lecture VII Symbolic Model Checking Faculty of Computer Science Free University of Bozen-Bolzano artale@inf.unibz.it http://www.inf.unibz.it/ artale/ Academic Year: 2006/07 Some material
More informationBounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39
Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:
More informationNew Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations
New Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations (Extended Abstract) Gaoyan Xie, Cheng Li and Zhe Dang School of Electrical Engineering and
More informationVerifying Randomized Distributed Algorithms with PRISM
Verifying Randomized Distributed Algorithms with PRISM Marta Kwiatkowska, Gethin Norman, and David Parker University of Birmingham, Birmingham B15 2TT, United Kingdom {M.Z.Kwiatkowska,G.Norman,D.A.Parker}@cs.bham.ac.uk
More informationSymbolic Model Checking
Symbolic Model Checking Ken McMillan 90 Randal Bryant 86 Binary Decision Diagrams 1 Combinatorial Circuits 2 Combinatorial Problems Sudoku Eight Queen 3 Control Programs A Train Simulator, visualstate
More informationPolynomial Methods for Component Matching and Verification
Polynomial Methods for Component Matching and Verification James Smith Stanford University Computer Systems Laboratory Stanford, CA 94305 1. Abstract Component reuse requires designers to determine whether
More informationA New Approach to Upward-Closed Set Backward Reachability Analysis
INFINITY 2004 Preliminary Version A New Approach to Upward-Closed Set Backward Reachability Analysis Jesse Bingham 1,2,3 Department of Computer Science University of British Columbia Vancouver, Canada
More informationFormal Verification Techniques. Riccardo Sisto, Politecnico di Torino
Formal Verification Techniques Riccardo Sisto, Politecnico di Torino State exploration State Exploration and Theorem Proving Exhaustive exploration => result is certain (correctness or noncorrectness proof)
More informationCS357: CTL Model Checking (two lectures worth) David Dill
CS357: CTL Model Checking (two lectures worth) David Dill 1 CTL CTL = Computation Tree Logic It is a propositional temporal logic temporal logic extended to properties of events over time. CTL is a branching
More informationSoftware Verification with Abstraction-Based Methods
Software Verification with Abstraction-Based Methods Ákos Hajdu PhD student Department of Measurement and Information Systems, Budapest University of Technology and Economics MTA-BME Lendület Cyber-Physical
More informationBinary Decision Diagrams
Binary Decision Diagrams Sungho Kang Yonsei University Outline Representing Logic Function Design Considerations for a BDD package Algorithms 2 Why BDDs BDDs are Canonical (each Boolean function has its
More informationModel checking the basic modalities of CTL with Description Logic
Model checking the basic modalities of CTL with Description Logic Shoham Ben-David Richard Trefler Grant Weddell David R. Cheriton School of Computer Science University of Waterloo Abstract. Model checking
More informationGeorg Frey ANALYSIS OF PETRI NET BASED CONTROL ALGORITHMS
Georg Frey ANALYSIS OF PETRI NET BASED CONTROL ALGORITHMS Proceedings SDPS, Fifth World Conference on Integrated Design and Process Technologies, IEEE International Conference on Systems Integration, Dallas,
More informationModel Checking. Boris Feigin March 9, University College London
b.feigin@cs.ucl.ac.uk University College London March 9, 2005 Outline 1 2 Techniques Symbolic 3 Software 4 Vs. Deductive Verification Summary Further Reading In a nutshell... Model checking is a collection
More informationLecture 2: Symbolic Model Checking With SAT
Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationEECS 219C: Computer-Aided Verification Boolean Satisfiability Solving III & Binary Decision Diagrams. Sanjit A. Seshia EECS, UC Berkeley
EECS 219C: Computer-Aided Verification Boolean Satisfiability Solving III & Binary Decision Diagrams Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: Lintao Zhang Announcement Project proposals due
More informationSBMC : Symmetric Bounded Model Checking
SBMC : Symmetric Bounded Model Checing Brahim NASRAOUI LIP2 and Faculty of Sciences of Tunis Campus Universitaire 2092 - El Manar Tunis Tunisia brahim.nasraoui@gmail.com Syrine AYADI LIP2 and Faculty of
More informationUnbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods
Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Sanjit A. Seshia and Randal E. Bryant Computer Science Department Carnegie Mellon University Verifying Timed Embedded Systems
More informationComponent-wise Incremental LTL Model Checking
Component-wise Incremental LTL Model Checking Vince Molnár 1, András Vörös 1, Dániel Darvas 1, Tamás Bartha 2 and István Majzik 1 1 Department of Measurement and Information Systems, Budapest University
More informationINF2270 Spring Philipp Häfliger. Lecture 8: Superscalar CPUs, Course Summary/Repetition (1/2)
INF2270 Spring 2010 Philipp Häfliger Summary/Repetition (1/2) content From Scalar to Superscalar Lecture Summary and Brief Repetition Binary numbers Boolean Algebra Combinational Logic Circuits Encoder/Decoder
More informationBinary Decision Diagrams Boolean Functions
Binary Decision Diagrams Representation of Boolean Functions BDDs, OBDDs, ROBDDs Operations Model-Checking over BDDs 72 Boolean functions:b = {0,1}, f :B B B Boolean Functions Boolean expressions: t ::=
More informationApplications of Craig Interpolants in Model Checking
Applications of Craig Interpolants in Model Checking K. L. McMillan Cadence Berkeley Labs Abstract. A Craig interpolant for a mutually inconsistent pair of formulas (A, B) is a formula that is (1) implied
More informationEE249 - Fall 2012 Lecture 18: Overview of Concrete Contract Theories. Alberto Sangiovanni-Vincentelli Pierluigi Nuzzo
EE249 - Fall 2012 Lecture 18: Overview of Concrete Contract Theories 1 Alberto Sangiovanni-Vincentelli Pierluigi Nuzzo Outline: Contracts and compositional methods for system design Where and why using
More informationBounded Saturation Based CTL Model Checking
András Vörös and Dániel Darvas Dept. of Measurement and Information Systems Budapest University of Technology and Economics, Budapest, Hungary vori@mit.bme.hu Tamás Bartha Computer and Automation Research
More informationMonitoring Distributed Controllers
Monitoring Distributed Controllers When an Efficient LTL Algorithm on Sequences is Needed to Model-Check Traces A. Genon T. Massart C. Meuter Université Libre de Bruxelles Département d Informatique August
More informationfor System Modeling, Analysis, and Optimization
Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis UC Berkeley EECS 144/244 Fall 2013 Copyright 2013, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis All rights
More informationESE601: Hybrid Systems. Introduction to verification
ESE601: Hybrid Systems Introduction to verification Spring 2006 Suggested reading material Papers (R14) - (R16) on the website. The book Model checking by Clarke, Grumberg and Peled. What is verification?
More informationChapter 3 Deterministic planning
Chapter 3 Deterministic planning In this chapter we describe a number of algorithms for solving the historically most important and most basic type of planning problem. Two rather strong simplifying assumptions
More informationEfficient Guided Symbolic Reachability Using Reachability Expressions
Efficient Guided Symbolic Reachability Using Reachability Expressions Dina Thomas 1, Supratik Chakraborty 1, and Paritosh Pandya 2 1 Indian Institute of Technology, Bombay, India dina@cfdvs.iitb.ac.in,
More informationSAT in Formal Hardware Verification
SAT in Formal Hardware Verification Armin Biere Institute for Formal Models and Verification Johannes Kepler University Linz, Austria Invited Talk SAT 05 St. Andrews, Scotland 20. June 2005 Overview Hardware
More informationAnalysis and Optimization of Discrete Event Systems using Petri Nets
Volume 113 No. 11 2017, 1 10 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Analysis and Optimization of Discrete Event Systems using Petri Nets
More informationEECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization
EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Discrete Systems Lecture: State-Space Exploration Stavros Tripakis University of California, Berkeley Stavros Tripakis:
More information13th International Conference on Relational and Algebraic Methods in Computer Science (RAMiCS 13)
13th International Conference on Relational and Algebraic Methods in Computer Science (RAMiCS 13) Relation Algebras, Matrices, and Multi-Valued Decision Diagrams Francis Atampore and Dr. Michael Winter
More informationIntroduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either
Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action
More informationTime(d) Petri Net. Serge Haddad. Petri Nets 2016, June 20th LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA
Time(d) Petri Net Serge Haddad LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA haddad@lsv.ens-cachan.fr Petri Nets 2016, June 20th 2016 1 Time and Petri Nets 2 Time Petri Net: Syntax and Semantic
More informationBasing Decisions on Sentences in Decision Diagrams
Proceedings of the Twenty-Sixth AAAI Conference on Artificial Intelligence Basing Decisions on Sentences in Decision Diagrams Yexiang Xue Department of Computer Science Cornell University yexiang@cs.cornell.edu
More informationCSL model checking of biochemical networks with Interval Decision Diagrams
CSL model checking of biochemical networks with Interval Decision Diagrams Brandenburg University of Technology Cottbus Computer Science Department http://www-dssz.informatik.tu-cottbus.de/software/mc.html
More informationSymmetry Reductions. A. Prasad Sistla University Of Illinois at Chicago
Symmetry Reductions. A. Prasad Sistla University Of Illinois at Chicago Model-Checking Concurrent PGM Temporal SPEC Model Checker Yes/No Counter Example Approach Build the global state graph Algorithm
More informationSymbolic Data Structure for sets of k-uples of integers
Symbolic Data Structure for sets of k-uples of integers Pierre Ganty 1, Cédric Meuter 1, Laurent Van Begin 1, Gabriel Kalyon 1, Jean-François Raskin 1, and Giorgio Delzanno 2 1 Département d Informatique,
More informationMonotonic Abstraction in Parameterized Verification
Monotonic Abstraction in Parameterized Verification Parosh Aziz Abdulla 1 Department of Information Technology Uppsala University Sweden Giorgio Delzanno 2 Dipartimento Informatica e Scienze dell Informazione
More informationBDD Based Upon Shannon Expansion
Boolean Function Manipulation OBDD and more BDD Based Upon Shannon Expansion Notations f(x, x 2,, x n ) - n-input function, x i = or f xi=b (x,, x n ) = f(x,,x i-,b,x i+,,x n ), b= or Shannon Expansion
More informationComputer Aided Verification
Computer Aided Verification For Designing correct systems Hao Zheng zheng@cse.usf.edu Dept. of Computer Science & Eng. University South Florida Outlines Basic concepts of verification Challenges to verification
More informationDES. 4. Petri Nets. Introduction. Different Classes of Petri Net. Petri net properties. Analysis of Petri net models
4. Petri Nets Introduction Different Classes of Petri Net Petri net properties Analysis of Petri net models 1 Petri Nets C.A Petri, TU Darmstadt, 1962 A mathematical and graphical modeling method. Describe
More informationStochastic Decision Diagrams
Stochastic Decision Diagrams John Hooker CORS/INFORMS Montréal June 2015 Objective Relaxed decision diagrams provide an generalpurpose method for discrete optimization. When the problem has a dynamic programming
More informationTowards Inference and Learning in Dynamic Bayesian Networks using Generalized Evidence
Towards Inference and Learning in Dynamic Bayesian Networks using Generalized Evidence Christopher James Langmead August 2008 CMU-CS-08-151 School of Computer Science Carnegie Mellon University Pittsburgh,
More informationOn the Sizes of Decision Diagrams Representing the Set of All Parse Trees of a Context-free Grammar
Proceedings of Machine Learning Research vol 73:153-164, 2017 AMBN 2017 On the Sizes of Decision Diagrams Representing the Set of All Parse Trees of a Context-free Grammar Kei Amii Kyoto University Kyoto
More informationCTL Model Checking. Wishnu Prasetya.
CTL Model Checking Wishnu Prasetya wishnu@cs.uu.nl www.cs.uu.nl/docs/vakken/pv Background Example: verification of web applications à e.g. to prove existence of a path from page A to page B. Use of CTL
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationPetri nets. s 1 s 2. s 3 s 4. directed arcs.
Petri nets Petri nets Petri nets are a basic model of parallel and distributed systems (named after Carl Adam Petri). The basic idea is to describe state changes in a system with transitions. @ @R s 1
More informationAutomata-Theoretic LTL Model-Checking
Automata-Theoretic LTL Model-Checking Arie Gurfinkel arie@cmu.edu SEI/CMU Automata-Theoretic LTL Model-Checking p.1 LTL - Linear Time Logic (Pn 77) Determines Patterns on Infinite Traces Atomic Propositions
More informationAlgorithms and Data Structures for Efficient Timing Analysis of Asynchronous Real-time Systems
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 1-1-2013 Algorithms and Data Structures for Efficient Timing Analysis of Asynchronous Real-time Systems Yingying
More informationUndergraduate work. Symbolic Model Checking Using Additive Decomposition by. Himanshu Jain. Joint work with Supratik Chakraborty
Undergraduate work Symbolic Model Checking Using Additive Decomposition by Himanshu Jain Joint work with Supratik Chakraborty Organization of the Talk Basics Motivation Related work Decomposition scheme
More informationReduced Ordered Binary Decision Diagrams
Reduced Ordered Binary Decision Diagrams Lecture #12 of Advanced Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling & Verification E-mail: katoen@cs.rwth-aachen.de December 13, 2016 c JPK
More informationSymbolic Model Checking Property Specification Language*
Symbolic Model Checking Property Specification Language* Ji Wang National Laboratory for Parallel and Distributed Processing National University of Defense Technology *Joint Work with Wanwei Liu, Huowang
More informationDistributed Optimization. Song Chong EE, KAIST
Distributed Optimization Song Chong EE, KAIST songchong@kaist.edu Dynamic Programming for Path Planning A path-planning problem consists of a weighted directed graph with a set of n nodes N, directed links
More informationTime and Timed Petri Nets
Time and Timed Petri Nets Serge Haddad LSV ENS Cachan & CNRS & INRIA haddad@lsv.ens-cachan.fr DISC 11, June 9th 2011 1 Time and Petri Nets 2 Timed Models 3 Expressiveness 4 Analysis 1/36 Outline 1 Time
More informationCTL satisfability via tableau A C++ implementation
CTL satisfability via tableau A C++ implementation Nicola Prezza April 30, 2015 Outline 1 Introduction 2 Parsing 3 Data structures 4 Initial sets of labels and edges 5 Cull 6 Examples and benchmarks The
More informationChapter 3: Linear temporal logic
INFOF412 Formal verification of computer systems Chapter 3: Linear temporal logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 LTL: a specification
More informationTitle. Citation Information Processing Letters, 112(16): Issue Date Doc URLhttp://hdl.handle.net/2115/ Type.
Title Counterexamples to the long-standing conjectur Author(s) Yoshinaka, Ryo; Kawahara, Jun; Denzumi, Shuhei Citation Information Processing Letters, 112(16): 636-6 Issue Date 2012-08-31 Doc URLhttp://hdl.handle.net/2115/50105
More informationComputation Tree Logic
Chapter 6 Computation Tree Logic Pnueli [88] has introduced linear temporal logic to the computer science community for the specification and verification of reactive systems. In Chapter 3 we have treated
More informationDiagram-based Formalisms for the Verication of. Reactive Systems. Anca Browne, Luca de Alfaro, Zohar Manna, Henny B. Sipma and Tomas E.
In CADE-1 Workshop on Visual Reasoning, New Brunswick, NJ, July 1996. Diagram-based Formalisms for the Verication of Reactive Systems Anca Browne, Luca de Alfaro, Zohar Manna, Henny B. Sipma and Tomas
More informationEfficient Symbolic Analysis of Bounded Petri Nets Using Interval Decision Diagrams
Efficient Symbolic Analysis of Bounded Petri Nets Using Interval Decision Diagrams Von der Fakultät für Mathematik, Naturwissenschaften und Informatik der Brandenburgischen Technischen Universität Cottbus
More information2. Elements of the Theory of Computation, Lewis and Papadimitrou,
Introduction Finite Automata DFA, regular languages Nondeterminism, NFA, subset construction Regular Epressions Synta, Semantics Relationship to regular languages Properties of regular languages Pumping
More informationBinary Decision Diagrams. Graphs. Boolean Functions
Binary Decision Diagrams Graphs Binary Decision Diagrams (BDDs) are a class of graphs that can be used as data structure for compactly representing boolean functions. BDDs were introduced by R. Bryant
More informationOptimal Metric Planning with State Sets in Automata Representation [3]
Optimal Metric Planning with State Sets in Automata Representation [3] Björn Ulrich Borowsky Stefan Edelkamp Fakultät für Informatik, Technische Universität Dortmund, Germany 2008 (Slides by ) Goal and
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More information