Chapter 5. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 5 <1>

Similar documents
CS 140 Lecture 14 Standard Combinational Modules

Adders, subtractors comparators, multipliers and other ALU elements

Adders, subtractors comparators, multipliers and other ALU elements

Computer Architecture 10. Fast Adders

Chapter 5 Arithmetic Circuits

CPE100: Digital Logic Design I

Sample Test Paper - I

CSE140: Components and Design Techniques for Digital Systems. Decoders, adders, comparators, multipliers and other ALU elements. Tajana Simunic Rosing

ECE 645: Lecture 2. Carry-Lookahead, Carry-Select, & Hybrid Adders

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

ECE 341. Lecture # 3

Binary addition by hand. Adding two bits

Number representation

EECS150 - Digital Design Lecture 23 - FSMs & Counters

CprE 281: Digital Logic

EECS150 - Digital Design Lecture 22 - Arithmetic Blocks, Part 1

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Digital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Combinational Logic. By : Ali Mustafa

EECS150 - Digital Design Lecture 25 Shifters and Counters. Recap

Digital Electronics II Mike Brookes Please pick up: Notes from the front desk

Lecture 8: Sequential Multipliers

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

EECS150 - Digital Design Lecture 24 - Arithmetic Blocks, Part 2 + Shifters

EECS150 - Digital Design Lecture 18 - Counters

EECS150 - Digital Design Lecture 18 - Counters

Lecture 7: Logic design. Combinational logic circuits

ARITHMETIC COMBINATIONAL MODULES AND NETWORKS

1 Short adders. t total_ripple8 = t first + 6*t middle + t last = 4t p + 6*2t p + 2t p = 18t p

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters)

Sequential Logic Worksheet

Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two.

VLSI Design. [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] ECE 4121 VLSI DEsign.1

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

CMPEN 411 VLSI Digital Circuits Spring Lecture 19: Adder Design

Digital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Counters. We ll look at different kinds of counters and discuss how to build them

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

CMP 334: Seventh Class

Shift Register Counters

Lecture 22 Chapters 3 Logic Circuits Part 1

Fundamentals of Digital Design

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

14:332:231 DIGITAL LOGIC DESIGN

CprE 281: Digital Logic

Systems I: Computer Organization and Architecture

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

University of Guelph School of Engineering ENG 2410 Digital Design Fall There are 7 questions, answer all questions.

EECS150 - Digital Design Lecture 16 Counters. Announcements

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

Logic Design II (17.342) Spring Lecture Outline

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

CPE100: Digital Logic Design I

Latches. October 13, 2003 Latches 1

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

ECE 645: Lecture 3. Conditional-Sum Adders and Parallel Prefix Network Adders. FPGA Optimized Adders

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

Lecture 13: Sequential Circuits

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Digital Logic Appendix A

VLSI Arithmetic. Lecture 9: Carry-Save and Multi-Operand Addition. Prof. Vojin G. Oklobdzija University of California

EEE2135 Digital Logic Design

Introduction to Computer Engineering. CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison

EFFICIENT MULTIOUTPUT CARRY LOOK-AHEAD ADDERS

Lecture 12: Adders, Sequential Circuits

Adders allow computers to add numbers 2-bit ripple-carry adder

Boolean Algebra. Digital Logic Appendix A. Boolean Algebra Other operations. Boolean Algebra. Postulates, Identities in Boolean Algebra

9. Datapath Design. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017

Datapath Component Tradeoffs

A COMBINED 16-BIT BINARY AND DUAL GALOIS FIELD MULTIPLIER. Jesus Garcia and Michael J. Schulte

Problem Set 6 Solutions

Looking at a two binary digit sum shows what we need to extend addition to multiple binary digits.

Combinational Logic. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C.

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

CSE140: Components and Design Techniques for Digital Systems. Logic minimization algorithm summary. Instructor: Mohsen Imani UC San Diego

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques

Hardware Design I Chap. 4 Representative combinational logic

Design of Sequential Circuits

Carry Look Ahead Adders

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

Homework 4 due today Quiz #4 today In class (80min) final exam on April 29 Project reports due on May 4. Project presentations May 5, 1-4pm

UNIVERSITY OF WISCONSIN MADISON

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

Fundamentals of Computer Systems

Decoding A Counter. svbitec.wordpress.com 1

Part II Addition / Subtraction

Design at the Register Transfer Level

COMBINATIONAL LOGIC FUNCTIONS

Combinational Logic. Mantıksal Tasarım BBM231. section instructor: Ufuk Çelikcan

Transcription:

Chapter 5 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 5 <>

Chapter 5 :: Topics Introduction Arithmetic Circuits umber Systems Sequential Building Blocks Memory Arrays Logic Arrays Chapter 5 <2>

Introduction Digital building blocks: Gates, multiplexers, decoders, registers, arithmetic circuits, counters, memory arrays, logic arrays Building blocks demonstrate hierarchy, modularity, and regularity: Hierarchy of simpler components Well-defined interfaces and functions Regular structure easily extends to different sizes You can use these building blocks to build a processor (see Chapter 7, CpE 3) Chapter 5 <3>

Review: -Bit Adders Half Adder Full Adder A B A B + + C in S S A B S = = S C in A B S S = = Chapter 5 <4>

Review: -Bit Adders Half Adder Full Adder A B A B + + C in S S A B S = = S C in A B S S = = Chapter 5 <5>

Review: -Bit Adders Half Adder Full Adder A B A B + + C in S S A B S = A B = AB S C in A B S S = A B C in = AB + AC in + BC in Chapter 5 <6>

Multibit Adders (CPAs) Types of carry propagate adders (CPAs): Ripple-carry (slow) Carry-lookahead (fast) Prefix (faster) see book Carry-lookahead and prefix adders faster for large adders but require more hardware Symbol A B + S C in Chapter 5 <7>

Ripple-Carry Adder Chain -bit adders together Carry ripples through entire chain Disadvantage: slow A 3 B 3 A 3 B 3 A B A B + C + 3 C 29 C + C + C in S 3 S 3 S S Chapter 5 <8>

Ripple-Carry Adder Delay t ripple = t FA where t FA is the delay of a -bit full adder Chapter 5 <9>

Carry-Lookahead Adder Some definitions: Column i produces a carry out by either generating a carry out or propagating a carry in to the carry out Chapter 5 <>

Carry-Lookahead Adder Some definitions: Column i produces a carry out by either generating a carry out or propagating a carry in to the carry out Generate (G i ) and propagate (P i ) signals for each column: Generate: Column i will generate a carry out if A i AD B i are both. G i = A i B i Chapter 5 <>

Carry-Lookahead Adder Some definitions: Column i produces a carry out by either generating a carry out or propagating a carry in to the carry out Generate (G i ) and propagate (P i ) signals for each column: Generate: Column i will generate a carry out if A i AD B i are both. G i = A i B i Propagate: Column i will propagate a carry in to the carry out if A i OR B i is. P i = A i + B i Chapter 5 <2>

Carry-Lookahead Adder Some definitions: Column i produces a carry out by either generating a carry out or propagating a carry in to the carry out Generate (G i ) and propagate (P i ) signals for each column: Generate: Column i will generate a carry out if A i AD B i are both. G i = A i B i Propagate: Column i will propagate a carry in to the carry out if A i OR B i is. P i = A i + B i Carry out: The carry out of column i (C i ) is: C i = G i + P i C i- Chapter 5 <3>

Carry-Lookahead Adder Some definitions: Column i produces a carry out by either generating a carry out or propagating a carry in to the carry out Generate (G i ) and propagate (P i ) signals for each column: Generate: Column i will generate a carry out if A i AD B i are both. G i = A i B i Propagate: Column i will propagate a carry in to the carry out if A i OR B i is. P i = A i + B i Carry out: The carry out of column i (C i ) is: C i = G i + P i C i- = A i B i + (A i + B i )C i- Chapter 5 <4>

Carry-Lookahead Adder Compute carry out ( ) for k-bit blocks using generate and propagate signals Chapter 5 <5>

Carry-Lookahead Adder Example: 4-bit blocks: Chapter 5 <6>

Carry-Lookahead Adder Example: 4-bit blocks: Propagate: P 3: = P 3 P 2 P P All columns must propagate Generate: G 3: = G 3 + P 3 (G 2 + P 2 (G + P G )) Most significant bit generates or lower bit propagates a generated carry Chapter 5 <7>

Carry-Lookahead Adder Example: 4-bit blocks: Propagate: P 3: = P 3 P 2 P P All columns must propagate Generate: G 3: = G 3 + P 3 (G 2 + P 2 (G + P G )) Most significant bit generates or lower bit propagates a generated carry Generally, P i:j = P i P i- P i-2 P j G i:j = G i + P i (G i- + P i- (G i-2 + P i-2 G j ) C i = G i:j + P i:j C j- Chapter 5 <8>

Carry-Lookahead Addition Step : Compute G i and P i for all columns Step 2: Compute G and P for k-bit blocks Step 3: C in propagates through each k-bit propagate/generate block Chapter 5 <9>

Ripple-Carry Adder Chain -bit adders together Carry ripples through entire chain Disadvantage: slow A 3 B 3 A 3 B 3 A B A B + C + 3 C 29 C + C + C in S 3 S 3 S S t ripple = t FA Chapter 5 <2>

32-bit CLA with 4-bit Blocks B 3:28 A 3:28 B 27:24 A 27:24 B 7:4 A 7:4 B 3: A 3: 4-bit CLA Block C 27 4-bit CLA Block C 23 C 7 4-bit CLA Block C 3 4-bit CLA Block C in S 3:28 S 27:24 S 7:4 S 3: B 3 A 3 B 2 A 2 B A B A + C 2 + C + C + C in S 3 S 2 S S G 3: G 3 P 3 G 2 P 2 G P G C in P 3: P 3 P 2 P P t CLA = t pg + t pg_block + (/k )t AD_OR + kt FA Chapter 5 <2>

Carry-Lookahead Adder Delay For -bit CLA with k-bit blocks: t CLA = t pg + t pg_block + (/k )t AD_OR + kt FA t pg : delay to generate all P i, G i t pg_block : delay to generate all P i:j, G i:j t AD_OR : delay from C in to of final AD/OR gate in k-bit CLA block An -bit carry-lookahead adder is generally much faster than a ripple-carry adder for > 6 Chapter 5 <22>

Adder Delay Comparisons Compare delay of 32-bit ripple-carry and carry-lookahead adders CLA has 4-bit blocks 2-input gate delay = ps; full adder delay = 3 ps Ripple t ripple = t FA = 32 3 = 9.6 ns Carry-lookahead t CLA = t pg + t pg_block + /k t AD_OR + k t FA t CLA = + 6 + 7 2 + 4 3 = 3.3 ns AD/OR 6 Gates for G 3: 3 Gates for C in Chapter 5 <23>

Subtracter Symbol A B - Y Implementation A B + Y Chapter 5 <24>

Comparator: Equality Symbol Implementation A 3 B 3 A 4 = B 4 A 2 B 2 A Equal Equal B A B Chapter 5 <25>

Counters Increments on each clock edge Used to cycle through numbers. For example,,,,,,,,,, Example uses: Digital clock displays Program counter: keeps track of current instruction executing Symbol Implementation CLK CLK Q Reset + r Reset Q Chapter 5 <26>

Counters Increments on each clock edge Used to cycle through numbers. For example,,,,,,,,,, Example uses: Digital clock displays Program counter: keeps track of current instruction executing Symbol Implementation CLK CLK Q Reset + r Reset Q Chapter 5 <27>

Shift Registers Shift a new bit in on each clock edge Shift a bit out on each clock edge Serial-to-parallel converter: converts serial input (S in ) to parallel output (Q :- ) Symbol: Q S in S out Chapter 5 <28>

Shift Registers Shift a new bit in on each clock edge Shift a bit out on each clock edge Serial-to-parallel converter: converts serial input (S in ) to parallel output (Q :- ) Symbol: Implementation: CLK Q S in S out S in S out Q Q Q 2 Q - Chapter 5 <29>