Understanding Data Sheet Jitter Specifications for Cypress Timing Products

Similar documents
Behavior of Phase-Locked Loops

Fundamentals of PLLs (III)

EE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2

LECTURE 3 CMOS PHASE LOCKED LOOPS

A Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

Charge Pump. Loop Filter. VCO Divider

ECE 546 Lecture 23 Jitter Basics

Instrumental Limitations for High Absorbance Measurements in Noise

Data Converter Fundamentals

Issues with sampling time and jitter in Annex 93A. Adam Healey IEEE P802.3bj Task Force May 2013

2 nd Order PLL Design and Analysis

DUE to its practical importance in communications, the

Design of CMOS Adaptive-Bandwidth PLL/DLLs

24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

I/O 8 I/O 15 A13 A 14 BHE WE CE OE BLE

Discrete Simulation of Power Law Noise

A New Approach for Computation of Timing Jitter in Phase Locked Loops

(310) N E W S L E T T E R. Copyright intusoft, April1988

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM

2-Mbit (128K x 16)Static RAM

512K x 32 Static RAM CY7C1062AV33. Features. Functional Description. Logic Block Diagram. Selection Guide

Chapter 4 Code Tracking Loops

256K x 16 Static RAM CY7C1041BN. Features. Functional Description

16-Mbit (1M x 16) Pseudo Static RAM

On Modern and Historical Short-Term Frequency Stability Metrics for Frequency Sources

16-Mbit (1M x 16) Static RAM

Signal types. Signal characteristics: RMS, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC).

MM74C175 Quad D-Type Flip-Flop

Application Note AN37. Noise Histogram Analysis. by John Lis

AMS 5 NUMERICAL DESCRIPTIVE METHODS

Reciprocal Mixing: The trouble with oscillators

Assessment.mcd. Comparison frequency at phase detector. Margin sought compared to ideal phase detector noise floor, db

MM74C93 4-Bit Binary Counter

EE241 - Spring 2006 Advanced Digital Integrated Circuits

Voltage-Controlled Oscillator (VCO)

Measurements of a Table

NB3N V, LVPECL/LVCMOS Clock Multiplier

Robotics. Lecture 4: Probabilistic Robotics. See course website for up to date information.

Motivation for CDR: Deserializer (1)

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

EE 435. Lecture 26. Data Converters. Data Converter Characterization

Fundamentals: Frequency & Time Generation

Optoelectronic Applications. Injection Locked Oscillators. Injection Locked Oscillators. Q 2, ω 2. Q 1, ω 1

EECS 427 Lecture 14: Timing Readings: EECS 427 F09 Lecture Reminders

Residual Versus Suppressed-Carrier Coherent Communications

Understanding Integrated Circuit Package Power Capabilities

Metastability. Introduction. Metastability. in Altera Devices

8-Mbit (512K x 16) Pseudo Static RAM

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74C14 Hex Schmitt Trigger

MM74C906 Hex Open Drain N-Channel Buffers

Tracking of Spread Spectrum Signals

ECEN620: Network Theory Broadband Circuit Design Fall 2018

MM74C922 MM74C Key Encoder 20-Key Encoder

HCF4089B BINARY RATE MULTIPLIER

Iterative Timing Recovery

WHITEPAPER: ACHIEVING THE CRAMER-RAO LOWER BOUND IN GPS TIME-OF-ARRIVAL ESTIMATION, A FREQUENCY DOMAIN WEIGHTED LEAST-SQUARES ESTIMATOR APPROACH

MM74C14 Hex Schmitt Trigger

Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits

Timing Recovery at Low SNR Cramer-Rao bound, and outperforming the PLL

Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM74C85 4-Bit Magnitude Comparator

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA.

Timing Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003

GMU, ECE 680 Physical VLSI Design 1

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

Localization. Howie Choset Adapted from slides by Humphrey Hu, Trevor Decker, and Brad Neuman

Communication Engineering Prof. Surendra Prasad Department of Electrical Engineering Indian Institute of Technology, Delhi

Uncertainty, Errors, and Noise in Experimental Measurements

Day 1: Introduction to Vectors + Vector Arithmetic

Intel Stratix 10 Thermal Modeling and Management

Nonlinear Optics (WiSe 2016/17) Lecture 9: December 16, 2016 Continue 9 Optical Parametric Amplifiers and Oscillators

The Simplex Method: An Example

Understanding Integrated Circuit Package Power Capabilities

BIOE 198MI Biomedical Data Analysis. Spring Semester Lab 4: Introduction to Probability and Random Data

Optimization of Phase-Locked Loops With Guaranteed Stability. C. M. Kwan, H. Xu, C. Lin, and L. Haynes

Push-pull PDV analysis

MM74C908 Dual CMOS 30-Volt Relay Driver

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

Experiment 2. Reaction Time. Make a series of measurements of your reaction time. Use statistics to analyze your reaction time.

HYPENS Manual. Fausto Sessego, Alessandro Giua, Carla Seatzu. February 7, 2008

Jitter Decomposition in Ring Oscillators

Performance of Coherent Binary Phase-Shift Keying (BPSK) with Costas-Loop Tracking in the Presence of Interference

MM82C19 16-Line to 1-Line Multiplexer

Accurate Statistical Analysis of High-Speed Links with PAM-4 Modulation

DESCRIPTIO. LTC SMBus/I 2 C Accelerator* FEATURES APPLICATIO S TYPICAL APPLICATIO

arxiv: v1 [quant-ph] 11 Mar 2016

Lecture 23. Lidar Error and Sensitivity Analysis (2)

CD4028BC BCD-to-Decimal Decoder

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1

MM74C73 Dual J-K Flip-Flops with Clear and Preset

Transcription:

for Cypress Timing Products Introduction This note describes how Cypress Semiconductor defines jitter for clock product specifications. There are several motivations for this. First, there is no accepted universal specification defining jitter for all applications. Therefore, each industry standard must define jitter for their own needs. However, these standards do not always share the same definitions. Also, some applications do not have associated standards governing them. Secondly, the growing importance of jitter in traditionally non-jitter sensitive applications has led to jitter terminology being used loosely in the industry, causing additional confusion. The definitions set in this note only apply to those products specifically referring to this document in their respective data sheets. All other products contain the relevant jitter definitions within the body of their. Unless otherwise noted, the jitter definitions provided below apply to periodic clock waveforms. Types versus Components of Jitter To clarify the discussion of jitter, we must first differentiate between types of jitter versus components of jitter. The type of jitter identifies the specific measurement that is made. The component of jitter identifies the statistical composition of jitter present. Examples of types of jitter include (but are not limited to) period jitter and cycle-to-cycle jitter. Components of jitter may be either random or deterministic. Thus, all types of jitter may be broken down into random and deterministic components of jitter. However, since it is only possible to directly measure the total jitter (and not its random and deterministic components separately), Cypress only specifies total jitter on s. While it is possible to apply a mathematical algorithm to decompose total jitter into its random and deterministic components, there is no industry agreed-upon methodology for the mechanics of this algorithm (i.e., covering such things as time scales, sampling domains, and the multitude of seemingly trivial minutia specific to the implementation of the algorithm, each having significant impact on the final decomposed values). For this reason, and since the jitter seen by any hardware system is simply the total jitter, our specifications do not apply mathematical algorithms to decompose jitter into random and deterministic components. Input Jitter All jitter specifications are based on measured characterization data (plus margin) and guaranteed by design. The measured data is not mathematically processed to subtract the input jitter. Jitter is a complex composition of statistical variables, whose correlation between each other and their interaction with the product s bandwidth is very difficult to accurately model. Applying mathematical post-processing to the measured jitter compromises the integrity of the data by increasing the uncertainty of the result. Cypress s strategy for measuring the most accurate intrinsic jitter therefore relies upon minimizing the input jitter. As a result, our jitter specifications include input jitter with intrinsic jitter, and are therefore conservative (to the extent that the input jitter influences the output jitter). Data Sheet Format for Specifying Jitter Specifications guaranteeing jitter appear on the as shown in Figure 1. AC Specifications Parameter Description Type of jitter, Peak-Peak Type of jitter, Peak Type of jitter, Peak Type of jitter, RMS Min Figure 1. This table illustrates the format for specifying jitter on the. The may have one or more of the rows shown in this table. C # Occurrences A The following terminology, as shown in Figure 1 and Figure 2, is used in the next section for defining jitter specifications. max peak-peak jitter = A = D C min peak jitter = C max peak jitter = D, if min peak jitter (C) is specified on the, otherwise... max peak jitter = B, which is the larger of C or D, if min peak jitter (C) is not specified on the RMS jitter = E C Time Max A B D E Unit Figure 2. Generic Histogram (example) Illustrating the Relationship between Peak and Peak-Peak D Cypress Semiconductor Corporation 3901 North First Street San Jose, CA 95134 408-943-2600 Revised June 15, 2005

Definitions for Various Types of Jitter This section defines the following types of jitter. 1. Period jitter 2. Half-period jitter 3. Cycle-to-cycle jitter 4. N-cycle jitter 5. N-cycle-to-cycle jitter 6. Half-period cycle-to-cycle jitter 7. Phase jitter 8. Dynamic-phase offset 1. Period Jitter In accordance with JEDEC standard JESD65B, period jitter is defined as the deviation in cycle time of a signal with respect to the average period over a random sample of cycles. Mathematically, period jitter is defined as 1 t jit( per) = t cyclen --- f o Eq. 1 where f o is the average (i.e., arithmetic mean, referred to as mean below) output frequency from the measured data and t cyclen is any period measured on controlled edges. t cyclen Figure 3. Waveform for Calculating Period Jitter At least 1000 periods are measured (n > 1000). The distribution of these periods is characterized by a mean of 1/f o, a standard deviation, and minimum (min) and maximum (max) periods. The may report any of the following parameters. max peak-peak period jitter = max min min peak period jitter = min mean max peak period jitter = max mean, if min peak period max peak period jitter = the larger of (max-mean) or (mean-min), if min peak period jitter is not specified on the RMS period jitter = standard deviation 2. Half-Period Jitter In accordance with JEDEC standard JESD65B, half-period jitter is defined as the magnitude of the deviation in time duration between half-cycle threshold crossings of a single half-cycle over a random sample of half cycles. Mathematically, half-period jitter is defined as, 0.5 t jit( hper) = t hpn ------- f o Eq. 2 where t hpn is the n-th half-period measured, and f o is the average frequency from the measured data. t hpn t hpn+1 Figure 4. Half-period Measurement At least 1000 half-periods are measured (n > 1000). The distribution of these periods is characterized by a mean of 1/f o, a standard deviation, and minimum (min) and maximum (max) half-periods. The may report any of the following parameters. max peak-peak half-period jitter = max min min peak half-period jitter = min mean max peak half-period jitter = max mean, if min peak half-period jitter is specified on the, otherwise... max peak half-period jitter = the larger of (max-mean) or (mean-min), if min peak half-period jitter is not specified on the RMS half-period jitter = standard deviation 3. Cycle-to-Cycle (C2C) Jitter In accordance with JEDEC standard JESD65B, C2C jitter is defined as the variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs. Mathematically, C2C jitter is defined as, t jit( c2c) = t cyclen + 1 t cyclen Eq. 3 where t cyclen and t cyclen+1 are any two adjacent periods measured on controlled edges. t cyclen t cyclen+1 Figure 5. Waveform for C2C Jitter calculation At least 1000 C2C jitter measurements are made (n > 1000). The distribution of C2C jitter is one-sided, as dictated by the absolute value in the definition. This distribution is characterized by its root-mean-square value, and a maximum C2C jitter. The may report any of the following parameters. peak C2C jitter = maximum measured value of t jit(c2c) RMS C2C jitter = root-mean-square of the distribution for t jit(c2c) Other companies might define C2C jitter without an absolute value sign. Figure 6(a) shows how the distribution changes for this alternate definition (Curve B). However, our definition s RMS value (Curve A) is mathematically equal to Curve B s standard deviation. This is because the equation for standard deviation simplifies to the equation for RMS when the mean of the distribution (the distribution that is used to calculate the standard deviation) is zero. Therefore, RMS A and the standard deviation from Curve B (σ B ) are equivalent measures of C2C jitter, as shown in Figure 6(b). Note, however, that the RMS value of Curve A does not equal its standard deviation (Figure 6(c)), since the mean of Curve A

is not zero. Although a Gaussian curve is drawn for simplicity in Figure 6, the curve in reality may or may not be Gaussian. # Occurrences Cycle 1 a) Curve A, t cyclen+1 -t cyclen Jitter Cycle N Curve B, t cyclen+1 -t cyclen Figure 7. Illustration of N-cycle Jitter b) c) RMS A σ B RMS A σ A RMS σ B = RMS A = C2C Jitter σ A = RMS A Mean 0 Difference Between Neighboring Cycles Figure 6. Illustration of the relationship between standard deviation and RMS values for our definition of C2C jitter (Curve A) versus an alternate definition (Curve B) 4. N-Cycle Jitter N-cycle jitter measures the variation between the output clock s first and N-th rising edges. The exact value of N depends on the application. For PC motherboard and graphics applications, the N-th cycle usually occurs around 10 20 microseconds. Other applications may differ. Mathematically, N-cycle jitter is defined as, t jit( N) = t N t o Eq. 4 where t N and t o are the instantaneous and mean time differences, respectively, between the first and N-th rising edges. At least 1000 N-cycle jitter measurements are made. The distribution of these measurements is characterized by a standard deviation, a most negative time deviation (nmax), and a most positive time deviation (pmax). The may report any of the following parameters. max peak-peak N-cycle jitter = pmax nmax min N-cycle jitter = nmax max peak N-cycle jitter = pmax, if min peak N-cycle max peak N-cycle jitter = the larger of nmax or pmax, if min peak N-cycle jitter is not specified on the RMS N-cycle jitter = standard deviation 5. N-Cycle-to-Cycle (N-C2C) Jitter N-C2C jitter is defined as the variation in time of a signal between adjacent intervals, where each interval is N cycles (i.e., periods) long, over a random sample of adjacent interval pairs. Mathematically, N-C2C jitter is defined as, t jit( Nc2c) = t Ncyclen + 1 t Ncyclen Eq. 5 where t Ncyclen and t Ncyclen+1 are any two adjacent intervals of time, each equal to N cycles long, measured on controlled edges. t Ncyclen N periods t Ncyclen+1 N periods Figure 8. Waveform for N-C2C Jitter calculation

At least 1000 N-C2C jitter measurements are made (n > 1001). The distribution of N-C2C jitter is characterized by its standard deviation, a most negative time deviation (nmax), and a most positive time deviation (pmax). The may report any of the following parameters. max peak-peak N-C2C jitter = pmax nmax min N-C2C jitter = nmax max peak N-C2C jitter = pmax, if min peak N-C2C max peak N-C2C jitter = the larger of nmax or pmax, if min peak N-C2C jitter is not specified on the RMS N-C2C jitter = standard deviation 6. Half-Period Cycle-to-Cycle (HP-C2C) Jitter Half-period cycle-to-cycle jitter is defined as the variation in time of a signal between matching half-periods between adjacent periods over a random sample of adjacent matching half-period pairs. Mathematically, HP-C2C jitter is defined as, t jit(hperc2c) = t hpn+1( ) t hpn( ) Eq. 6 and t jit(hperc2c) = t hpn+1(+) t hpn(+) where t hpn+1( ) and t hpn( ) are any two adjacent periods negative-polarity half-periods, and t hpn+1(+) and t hpn(+) are any two adjacent periods positive-polarity half-periods, measured on controlled edges. integrating the result across offset frequency to derive an RMS phase-jitter value. Phase Noise (dbc/hz) Measured Phase Noise Filter f1 f2 Offset Frequency (Hz) Figure 10. Phase Jitter is calculated by applying an industry-defined filter to a phase-noise graph and integrating across frequency to calculate an RMS number. The reports phase jitter in units of time, at a specific carrier frequency. The values of f1 and f2 (and roll-off characteristics, if appropriate) as dictated by the end-market specification are also provided in the. It is not possible to directly measure peak values from a phase-noise graph. 8. Dynamic Phase Offset Dynamic phase offset (DPO) is a type of PLL jitter that defines the variation in time difference between the input reference clock and the PLL feedback input signal with respect to the mean for a random sample of cycles, when the PLL is locked and the input reference frequency is stable. DPO is the ac counterpart to static-phase offset. t hpn(-) t hpn+1(-) (a) Phase-Locked Loop (PLL) t hpn(+) t hpn+1(+) cycle n cycle n+1 Ref Fbk Phase Detector Charge Pump Loop Filter VCO Figure 9. Waveform for HP-C2C Jitter Calculation Divider At least 1000 HP-C2C jitter measurements are made (n > 1001). The distribution of HP-C2C jitter is characterized by its standard deviation, a most negative time deviation (nmax), and a most positive time deviation (pmax). The data sheet may report any of the following parameters. max peak-peak HP-C2C jitter = pmax nmax min HP-C2C jitter = nmax max peak HP-C2C jitter = pmax, if min peak HP-C2C max peak HP-C2C jitter = the larger of nmax or pmax, if min peak HP-C2C jitter is not specified on the RMS HP-C2C jitter = standard deviation 7. Phase Jitter Phase jitter is calculated by filtering the measured phase-noise data with an industry-standard defined filter, and (b) t jit(dpo) t omean Input Reference (Ref) Feedback Input (Fbk) Figure 11. (a) Application diagram, and (b) waveforms used in the calculation of dynamic phase offset Mathematically, DPO is defined as, t jit( dpo) = t o t omean Eq. 7 where t o is the time difference between reference and feedback inputs, and t omean is its average value. t o

At least 1000 DPO measurements are taken. The distribution of these measurements is characterized by a standard deviation, a most negative phase offset (nmax) and a most positive phase offset (pmax). The may report any of the following parameters. max peak-peak DPO = pmax nmax min peak DPO = nmax max peak DPO = pmax, if min peak DPO is specified on on the, otherwise... max peak DPO = the larger of nmax or pmax, if min peak DPO is not specified on the RMS DPO = standard deviation All product and company names mentioned in this document are the trademarks of their respective holders. AN5054 approved kkvtmp 6/15/05