CHAPTER 13. Solutions for Exercises

Similar documents
CHAPTER 13. Exercises. E13.1 The emitter current is given by the Shockley equation:

Chapter 13 Bipolar Junction Transistors

Transistors. Lesson #9 Chapter 4. BME 372 Electronics I J.Schesser

Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE

Chapter 9 Bipolar Junction Transistor

Active Circuits: Life gets interesting

Chapter 10 Instructor Notes

Active Circuits: Life gets interesting

Lecture 28 Field-Effect Transistors

V. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

Bipolar Junction Transistor (BJT) - Introduction

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

At point G V = = = = = = RB B B. IN RB f

Active Circuits: Life gets interesting

Biasing the CE Amplifier

CHAPTER.4: Transistor at low frequencies

Circle the one best answer for each question. Five points per question.

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Lecture 7: Transistors and Amplifiers

Chapter 2 - DC Biasing - BJTs

Chapter 5 Solution P5.2-2, 3, 6 P5.3-3, 5, 8, 15 P5.4-3, 6, 8, 16 P5.5-2, 4, 6, 11 P5.6-2, 4, 9

Lecture 010 ECE4430 Review I (12/29/01) Page 010-1

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

Chapter 13 Small-Signal Modeling and Linear Amplification

figure shows a pnp transistor biased to operate in the active mode

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Transistor amplifiers: Biasing and Small Signal Model

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Chapter 3 Output stages

ECEN 4827/5827 Supplementary Notes. 1. Review: Active Devices in Microelectronic Circuits

A Small-Signal Analysis of a BJT

ESE319 Introduction to Microelectronics. Output Stages

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

EE105 Fall 2014 Microelectronic Devices and Circuits

Lecture 27 Bipolar Junction Transistors

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

Hiro Shimoyama 1 Charge of an Electron. Name ID Signature. Partners. Date Section

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

Homework Assignment 08

Chapter 2. - DC Biasing - BJTs

Section 5.4 BJT Circuits at DC

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005

Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET

DETAIL "A" #110 TAB (8 PLACES) X (4 PLACES) Y (3 PLACES) TH1 TH2 F O 1 F O 2 DETAIL "A"

Mod. Sim. Dyn. Sys. Amplifiers page 1

Transistor Characteristics and A simple BJT Current Mirror

VI. Transistor amplifiers: Biasing and Small Signal Model

BJT Biasing Cont. & Small Signal Model

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

assess the biasing requirements for transistor amplifiers

Chapter 4: Techniques of Circuit Analysis

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001

Class AB Output Stage

Electronic Circuits Summary

EE 330 Lecture 20. Bipolar Device Modeling

Chapter 6: Operational Amplifiers

FYSE400 ANALOG ELECTRONICS

Mod. Sim. Dyn. Sys. Amplifiers page 1

Chapter 2 Resistive Circuits

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Microelectronics: Circuit Analysis and Design, 4 th edition Chapter 2. Chapter (a) For. Then ( ) 06. rad 10. Also ( ) π. Now 2.

The current source. The Active Current Source

Midterm 1 Announcements

Chapter 5. BJT AC Analysis

IX. TRANSISTOR CIRCUITS

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

ELECTRONICS IA 2017 SCHEME

1 S = G R R = G. Enzo Paterno

2N2904A-2N2905A 2N2906A-2N2907A

MICROELECTRONIC CIRCUIT DESIGN Second Edition

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

The Operational Amplifier

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

Chapter 4: Methods of Analysis

Forward-Active Terminal Currents

55:041 Electronic Circuits The University of Iowa Fall Final Exam

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

Chapter 5 Objectives

Electronics II. Final Examination

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline

Chapter 6: Field-Effect Transistors

University of Pittsburgh

dv dv 2 2 dt dt dv dt

Op Amp Packaging. Op Amps. JFET Application Current Source

L4970A 10A SWITCHING REGULATOR

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

ECE 2201 PRELAB 5B BIPOLAR JUNCTION TRANSISTOR (BJT) FUNDAMENTALS

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Transcription:

HPT 3 Solutions for xercises 3. The emitter current is gien by the Shockley equation: i S exp VT For operation with i, we hae exp >> S >>, and we can write VT i S exp VT Soling for, we hae 3.2 i 2 0 26ln 78.4 mv 0 0.784 5 4.286 V VT ln 4 S β 50 α 0.9804 β + 5 i α i 9.804 m i i. β 96 µ α β α α β 0.9 9 0.99 99 0.999 999 3.3 i i i 0.5 m α i / i 0. 95 β i / i 9 3.4 The base current is gien by quation 3.8: 6 i ( α ) S exp.96 0 exp VT 0.026 which can be plotted to obtain the input characteristic shown in Figure 3.6a. For the output characteristic, we hae i βi proided that

approximately 0.2 V. For 0.2 V, i falls rapidly to zero at 0. The output characteristics are shown in Figure 3.6b. 3.5 The load lines for 0.8 V and - 0.8 V are shown: in s shown on the output load line, we find V V, V 5 V, andv.0 V. max 9 Q min 2

3.6 The load lines for the new alues are shown: s shown on the output load line, we hae V.8 V, V 7 V, andv 3.0 V. max 9 Q min 3

3.7 efer to the characteristics shown in Figure 3.7 in the book. Select a point in the actie region of the output characteristics. For example, we could choose the point defined by 6 V and i 2.5 m at which we find i 50 µ. Then we hae β i / i 50. (For many transistors the alue found for β depends slightly on the point selected.) 3.8 (a) Writing a KV equation around the input loop we hae the equation for the input load lines: 0.8 in ( t ) 8000i + 0 The load lines are shown: Then we write a K equation for the output circuit: 9 + 3000i The resulting load line is: From these load lines we find 4

max 48 µ, Q 24 µ, min 5 µ, V.8 V, V 5.3 V, V 8.3 max Q min V (b) nspecting the load lines, we see that the maximum of in corresponds to min which in turn corresponds to V min. ecause the maximum of in corresponds to minimum V, the amplifier is inerting. This may be a little confusing because V takes on negatie alues, so the minimum alue has the largest magnitude. 3.9 (a) utoff because we hae V 0.5 V andv V V 4.5 V which is less than 0.5 V. (b) Saturation because we hae < β. < (c) ctie because we hae 0 andv > 0.2 V. > 3.0 (a) n this case ( β 50) the JT operates in the actie region. Thus the equialent circuit is shown in Figure 3.8d. We hae V 0.7 7.5 µ β 3.575 m V V.43 V ecause we hae V > 0.2, we are justified in assuming that the transistor operates in the actie region. (b) n this case ( β 250),the JT operates in the saturation region. Thus the equialent circuit is shown in Figure 3.8c. We hae V 0.7 V 0.2 V 0.2 V 7.5 µ 4.8 m ecause we hae β >, transistor operates in the actie region. we are justified in assuming that the 3. For the operating point to be in the middle of the load line, we want V V V V / 2 0 V and 2 m. Then we hae V 0.7 (a) / β 20 µ 965 kω (b) V 0.7 / β 6.667 µ 2.985 MΩ 5

3.2 Notice that a pnp JT appears in this circuit. (a) For β 50, it turns out that the JT operates in the actie region. 20 0.7 9.3 µ β 0.965 m V (b) For β 250, 20 0.35 V it turns out that the JT operates in the saturation region. 20 0.7 20 0.2 V 0.2 V 9.3 µ.98 m ecause we hae β >, in the actie region. 2 3.3 V V 5 V + β 2 we are assured that the transistor operates V V + ( β + ) β V V + ) (µ) ( V (m) (V) 00 32.0 3.20 8.566 300 2.86 3.858 7.27 For the larger alues of and 2 used in this xercise, the ratio of the collector currents for the two alues of β is.205, whereas for the smaller alues of and 2 used in xample 3.7, the ratio of the collector currents for the two alues of β is.023. n general in the four-resistor bias network smaller alues for and 2 lead to more nearly constant collector currents with changes in β. 3.4 3.333 Ω + k 2 V V 5 V 2 + 2 V V Q 4.3 µ Q β Q 4.239 m + β + βvt r Q ( ) 300( 26 mv) 4.238 m 840 Ω 6

β 666.7 Ω 08. + r 7 β o 63.0 Z in 86 Ω r + 2 + r Z in i 64.43 G i 7004 o Z kω o in s Z in 76.46 sin( ωt ) Z + in s 3.5 First, we determine the bias point: 2 50.00 kω V V 0 V + 2 + 2 V V Q 4.26 µ Q β Q 4.279 m + β + ( ) Now we can compute r and the ac performance. r ( ) βv 300 26 mv 4.279 m 823 Ω T 666.7 Ω Q + r + ( β + ) ( β + ) 0.990 o r + ( β + ) ( β + ) 0.9970 Zin Zin 40.0 kω i 39.74 + [ + ( + ) r β ] G i 39.38 s + s 8.333 kω Zo 33.8 Ω ( β + ) + + r s nswers for Selected Problems P3.6* i 9.3 m α 0.9677 β 30 7

P3.7* P3.6* 658.5 mv 9.34 V α 0.990 i 9.90 m i 99.0 µ 3 2 0 Seq β eq 00 P3.8* t 80 o and i.7 0.m, the base-to-emitter oltage is approximately: ( 30) 0.4 V 0 0.002 80 P3.9* β 400 α 0.9975 P3.24* V 8.4 V, V 5.6 V, and V 2 V max Q min 6 P3.28* 8

P3.29* (a) and (b) (c) min 0.5 m, Q.0 m, and max V 5 V, V 0 V, V 5 V min Q max.5 m (d) and (e) The sketches of (t) are: P3.36* n the actie region, the base-collector junction is reerse biased and the base-emitter junction is forward biased. n the saturation region, both junctions are forward biased. n the cutoff region, both junctions are reerse biased. (ctually, cutoff applies for slight forward bias of the base-emitter junction as well, proided that the base current is negligible.) 9

P3.4*. ssume operation in saturation, cutoff, or actie region. 2. Use the corresponding equialent circuit to sole for currents and oltages. 3. heck to see if the results are consistent with the assumption made in step. f so, the circuit is soled. f not, repeat with a different assumption. P3.44* The results are gien in the table: ircuit β egion of operation (m) V (olts) (a) 00 actie.93 0.9 (a) 300 saturation 4.2 0.2 (b) 00 actie.47 5.00 (b) 300 saturation 2.8 0.2 (c) 00 cutoff 0 5 (c) 300 cutoff 0 5 (d) 00 actie 6.5 8.5 (d) 300 saturation 4.8 0.2 P3.47* P3.49* P3.56* 3.5 kω and 753 Ω max min 58 r 0.952 m 0.6667 m Q For Q m, we obtain r 50 kω. 0

P3.63* High impedance amplifier (Problem 3.57) ow impedance amplifier (Problem 3.56) Q 0.0393 m 3.93 m r 66.2 kω 662 Ω -75.5-75.5 oc -5-5 Z in 54.8 kω 548 Ω i -4.4-4.4 G 324 324 Z o 00 kω kω P3.67* β r Q Q 405 Ω 0.98 0.996 Z oc in 4.36 kω 8.6 i G 8.5 Z 2. Ω o 6.4 m