74VHC125 Quad Buffer with 3-STATE Outputs

Similar documents
74VHCT74A Dual D-Type Flip-Flop with Preset and Clear

74VHC393 Dual 4-Bit Binary Counter

74LCX06 Low Voltage Hex Inverter/Buffer with Open Drain Outputs

74LCX27 Low Voltage Triple 3-Input NOR Gate with 5V Tolerant Inputs

74VHC164 8-Bit Serial-In, Parallel-Out Shift Register

74LVX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

74VHC153 Dual 4-Input Multiplexer

MM74HCT540, Inverting Octal 3-STATE Buffer MM74HCT541, Octal 3-STATE Buffer

74VHC157 Quad 2-Input Multiplexer

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74AC74, 74ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop

74VHC175 Quad D-Type Flip-Flop

74LCX07 Low Voltage Hex Buffer with Open Drain Outputs

DM74ALS240A, DM74ALS241A Octal 3-STATE Bus Driver

74VHC Stage Binary Counter

MM74HCT74 Dual D-Type Flip-Flop with Preset and Clear

74VHC595 8-Bit Shift Register with Output Latches

74LCX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC125 Quad Buffer with 3-STATE Outputs

74VHC00 Quad 2-Input NAND Gate

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

74VHC00 Quad 2-Input NAND Gate

74VHC08 Quad 2-Input AND Gate

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74VHC273 Octal D-Type Flip-Flop

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

Is Now Part of To learn more about ON Semiconductor, please visit our website at

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

MM74HC244 Octal 3-STATE Buffer

74LCX760 Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Open Drain Outputs

MM74HC251 8-Channel 3-STATE Multiplexer

Features. = 25 C unless otherwise noted. Symbol Parameter Q2 Q1 Units. A - Pulsed (Note 1c & 1d)

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

NC7SV74 TinyLogic ULP-A D-Type Flip-Flop with Preset and Clear

MM74HC373 3-STATE Octal D-Type Latch

74VHC138 3-to-8 Decoder/Demultiplexer

MM74HC00 Quad 2-Input NAND Gate

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HC08 Quad 2-Input AND Gate

MM74HC573 3-STATE Octal D-Type Latch

Description. Symbol Parameter Ratings Units V DSS Drain to Source Voltage 250 V V GSS Gate to Source Voltage ±30 V

MM74HC32 Quad 2-Input OR Gate

MM74HC374 3-STATE Octal D-Type Flip-Flop


MM74HC373 3-STATE Octal D-Type Latch

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74LVX273 Low Voltage Octal D-Type Flip-Flop

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

MM74HCT08 Quad 2-Input AND Gate

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

FJD5304D High Voltage Fast Switching Transistor

74VHC393 Dual 4-Bit Binary Counter

KSD1621 NPN Epitaxial Silicon Transistor

Is Now Part of To learn more about ON Semiconductor, please visit our website at

NC7SV11 TinyLogic ULP-A 3-Input AND Gate

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC138 3-to-8 Line Decoder

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HCT138 3-to-8 Line Decoder


MM74HC154 4-to-16 Line Decoder

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74ACT825 8-Bit D-Type Flip-Flop

74VHC244 74VHCT244 Octal Buffer Line Driver with TRI-STATE Outputs

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC595 8-Bit Shift Register with Output Latches

Is Now Part of To learn more about ON Semiconductor, please visit our website at

FJPF13007 High Voltage Fast-Switching NPN Power Transistor

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

74VHC00 74VHCT00 Quad 2-Input NAND Gate

NC7SVU04 TinyLogic ULP-A Unbuffered Inverter

74AC08 74ACT08 Quad 2-Input AND Gate

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

FJN3303 High Voltage Fast-Switching NPN Power Transistor

NC7SP05 TinyLogic ULP Inverter (Open Drain Output)

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74AC153 74ACT153 Dual 4-Input Multiplexer

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

FCP7N60/FCPF7N60/FCPF7N60YDTU

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

Is Now Part of To learn more about ON Semiconductor, please visit our website at

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

Outputs 74VHC245 74VHCT245. Octal Bidirectional Transceiver with TRI-STATE Outputs

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

Transcription:

74VHC125 Quad Buffer with 3-STATE Outputs Features High Speed: t PD = 3.8ns (Typ.) at V CC = 5V Lower power dissipation: I CC = 4 µa (Max.) at T A = 25 C High noise immunity: V NIH = V NIL = 28% V CC (Min.) Power down protection is provided on all inputs Low noise: V OLP = 0.8V (Max.) Pin and function compatible with 74HC125 General Description December 2007 The VHC125 contains four independent non-inverting buffers with 3-STATE outputs. It is an advanced highspeed CMOS device fabricated with silicon gate CMOS technology and achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages. Ordering Information Order Number Package Number Device also available in Tape and Reel. Specify by appending suffix letter X to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. Package Description 74VHC125M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 74VHC125SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74VHC125MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74VHC125 Rev. 1.4.0

Connection Diagram Pin Description Pin Names Description A n, B n Inputs O n Outputs Logic Symbol Function Table IEEE/IEC Inputs Output A n B n O n L L L L H H H X Z H = HIGH Voltage Level L = LOW Voltage Level Z = HIGH Impedance X = Immaterial 74VHC125 Rev. 1.4.0 2

Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Rating V CC Supply Voltage 0.5V to +7.0V V IN DC Input Voltage 0.5V to +7.0V V OUT DC Output Voltage 0.5V to V CC + 0.5V I IK Input Diode Current 20mA I OK Output Diode Current ±20mA I OUT DC Output Current ±25mA I CC DC V CC / GND Current ±50mA T STG Storage Temperature 65 C to +150 C T L Lead Temperature (Soldering, 10 seconds) 260 C Recommended Operating Conditions (1) The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol Parameter Rating V CC Supply Voltage 2.0V to +5.5V V IN Input Voltage 0V to +5.5V V OUT Output Voltage 0V to V CC T OPR Operating Temperature 40 C to +85 C t r, t f Input Rise and Fall Time, V CC = 3.3V ± 0.3V V CC = 5.0V ± 0.5V 0ns/V 100ns/V 0ns/V 20ns/V Note: 1. Unused inputs must be held HIGH or LOW. They may not float. 74VHC125 Rev. 1.4.0 3

DC Electrical Characteristics Symbol Parameter V CC (V) Conditions V IH V IL V OH V OL I OZ I IN I CC HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage LOW Level Output Voltage 3-STATE Output Off-State Current Input Leakage Current Quiescent Supply Current T A = 25 C 40 C to +85 C Min. Typ. Max. Min. Max. 2.0 1.50 1.50 V 3.0 5.5 0.7 x V CC 0.7 x V CC 2.0 0.50 0.50 V 3.0 5.5 0.3 x V CC 0.3 x V CC Units 2.0 V IN = V IH I OH = 50µA 1.9 2.0 1.9 V 3.0 or V IL 2.9 3.0 2.9 4.5 4.4 4.5 4.4 3.0 I OH = 4mA 2.58 2.48 4.5 I OH = 8mA 3.94 3.80 2.0 V IN = V IH I OL = 50µA 0.0 0.1 0.1 V 3.0 or V IL 0.0 0.1 0.1 4.5 0.0 0.1 0.1 3.0 I OL = 4mA 0.36 0.44 4.5 I OL = 8mA 0.36 0.44 5.5 V IN = V IH or V IL, V OUT = V CC or GND ±0.25 ±2.5 µa 0 5.5 V IN = 5.5V or GND ±0.1 ±1.0 µa 5.5 V IN = V CC or GND 4.0 40.0 µa Noise Characteristics Symbol Parameter V CC (V) Conditions V OLP (2) V OLV (2) V IHD (2) V ILD (2) Note: 2. Parameter guaranteed by design. Typ. T A = 25 C Limits Quiet Output Maximum 5.0 C L = 50pF 0.5 0.8 V Dynamic V OL Quiet Output Minimum 5.0 C L = 50pF 0.5 0.8 V Dynamic V OL Minimum HIGH Level Dynamic Input Voltage Maximum HIGH Level Dynamic Input Voltage Units 5.0 C L = 50pF 3.5 V 5.0 C L = 50pF 1.5 V 74VHC125 Rev. 1.4.0 4

AC Electrical Characteristics Symbol Parameter V CC (V) Conditions t PLH, t PHL t PZL, t PZH t PLZ, t PHZ Propagation Delay Time 3-STATE Output Enable Time 3-STATE Output Disable Time T A = 25 C T A = 40 C to +85 C Min. Typ. Max. Min. Max. Units 3.3 ± 0.3 C L = 15pF 5.6 8.0 1.0 9.5 ns C L = 50pF 8.1 11.5 1.0 13.0 5.0 ± 0.5 C L = 15pF 3.8 5.5 1.0 6.5 ns C L = 50pF 5.3 7.5 1.0 8.5 3.3 ± 0.3 R L = 1kΩ C L = 15pF 5.4 8.0 1.0 9.5 ns C L = 50pF 7.9 11.5 1.0 13.0 5.0 ± 0.5 C L = 15pF 3.6 5.1 1.0 6.0 ns C L = 50pF 5.1 7.1 1.0 8.0 3.3 ± 0.3 R L = 1kΩ C L = 50pF 9.5 13.2 1.0 15.0 ns 5.0 ± 0.5 C L = 50pF 6.1 8.8 1.0 10.0 t OSLH, t OSHL Output to Output 3.3 ± 0.3 (3) C L = 50pF 1.5 1.5 ns Skew 5.0 ± 0.5 C L = 50pF 1.0 1.0 C IN Input Capacitance V CC = Open 4 10 10 pf C OUT Output Capacitance V CC = 5.0V 6 pf C PD Power Dissipation Capacitance (4) 14 pf Notes: 3. Parameter guaranteed by design. t OSLH = t PLHmax t PLHmin ; t OSHL = t PHLmax t PHLmin. 4. C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I CC (Opr.) = C PD V CC f IN + I CC / 4 (per bit). 74VHC125 Rev. 1.4.0 5

Physical Dimensions 6.00 PIN ONE INDICATOR 14 1 8.75 8.50 7.62 1.27 0.51 0.35 (0.33) 8 7 0.25 A M B 4.00 3.80 C B A 0.65 1.70 1.27 5.60 LAND PATTERN RECOMMENDATION 1.75 MAX 1.50 1.25 0.25 0.10 C SEE DETAIL A 0.25 0.19 0.10 C R0.10 R0.10 8 0 0.50 0.25 X45 GAGE PLANE 0.36 NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C, B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X145-14M E) DRAWING CONFORMS TO ASME Y14.5M-1994 F) DRAWING FILE NAME: M14AREV13 0.90 0.50 (1.04) DETAIL A SCALE: 20:1 SEATING PLANE Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ 74VHC125 Rev. 1.4.0 6

Physical Dimensions (Continued) Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ 74VHC125 Rev. 1.4.0 7

Physical Dimensions (Continued) 0.43 TYP 0.65 1.65 0.45 6.10 12.00 TOP & BOTTOM R0.09 min A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6 B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982 E. LANDPATTERN STANDARD: SOP65P640X110-14M F. DRAWING FILE NAME: MTC14REV6 1.00 R0.09min Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ 74VHC125 Rev. 1.4.0 8

TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. ACEx Build it Now CorePLUS CROSSVOLT CTL Current Transfer Logic EcoSPARK EZSWITCH * Fairchild Fairchild Semiconductor FACT Quiet Series FACT FAST FastvCore FlashWriter * FPS FRFET Global Power Resource SM Green FPS Green FPS e-series GTO i-lo IntelliMAX ISOPLANAR MegaBuck MICROCOUPLER MicroFET MicroPak MillerDrive Motion-SPM OPTOLOGIC OPTOPLANAR PDP-SPM Power220 Power247 POWEREDGE Power-SPM PowerTrench Programmable Active Droop QFET QS QT Optoelectronics Quiet Series RapidConfigure SMART START SPM STEALTH SuperFET SuperSOT -3 SuperSOT -6 SuperSOT -8 SyncFET The Power Franchise TinyBoost TinyBuck TinyLogic TINYOPTO TinyPower TinyPWM TinyWire µserdes UHC Ultra FRFET UniFET VCX *EZSWITCH and FlashWriter are trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Product Status Definition Advance Information Preliminary No Identification Needed Obsolete Formative or In Design First Production Full Production Not In Production This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. Rev. I32 74VHC125 Rev. 1.4.0 9

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Fairchild Semiconductor: 74VHC125SJX 74VHC125SJ 74VHC125N 74VHC125SJ_Q 74VHC125N_Q 74VHC125MTC_Q