Data Converter Fundamentals

Similar documents
Oversampling Converters

Nyquist-Rate D/A Converters. D/A Converter Basics.

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion

EE 435. Lecture 26. Data Converters. Data Converter Characterization

EE 521: Instrumentation and Measurements

D/A Converters. D/A Examples

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 4, 10th October

A novel Capacitor Array based Digital to Analog Converter

EE 435. Lecture 26. Data Converters. Data Converter Characterization

Analog and Telecommunication Electronics

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1

PARALLEL DIGITAL-ANALOG CONVERTERS

Slide Set Data Converters. Digital Enhancement Techniques

Digital to Analog Converters I

EE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS

EEO 401 Digital Signal Processing Prof. Mark Fowler

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

EE 230 Lecture 43. Data Converters

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS

Nyquist-Rate A/D Converters

Analog and Telecommunication Electronics

Analog to Digital Conversion

EE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance

Pipelined multi step A/D converters

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling

UNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018

Digital Electronic Meters

Analog to Digital Converters (ADCs)

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance

DSP Design Lecture 2. Fredrik Edman.

Slide Set Data Converters. Background Elements

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters


EE247 Lecture 16. Serial Charge Redistribution DAC

Introduction to digital systems. Juan P Bello

EE100Su08 Lecture #9 (July 16 th 2008)

EE 435. Lecture 32. Spectral Performance Windowing

Successive Approximation ADCs

Lecture 10, ATIK. Data converters 3

Communication Engineering Prof. Surendra Prasad Department of Electrical Engineering Indian Institute of Technology, Delhi

EE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations.

ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization

Advanced Current Mirrors and Opamps

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC

Accurate Fourier Analysis for Circuit Simulators

Correlator I. Basics. Chapter Introduction. 8.2 Digitization Sampling. D. Anish Roshi

EE123 Digital Signal Processing

Pipelined A/D Converters

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture

VID3: Sampling and Quantization

Number Representation and Waveform Quantization

14:332:231 DIGITAL LOGIC DESIGN. 2 s-complement Representation

Combinational Logic Design Arithmetic Functions and Circuits

Digital Signal Processing

ECEN 610 Mixed-Signal Interfaces

Principles of Communications

convert a two s complement number back into a recognizable magnitude.

J.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr.

Analysis of Finite Wordlength Effects

ETSF15 Analog/Digital. Stefan Höst

Sample-and-Holds David Johns and Ken Martin University of Toronto

Finite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut

INTRODUCTION TO DELTA-SIGMA ADCS

Design of Sequential Circuits

Summary Last Lecture

Application Note AN37. Noise Histogram Analysis. by John Lis

CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals

CprE 281: Digital Logic

EE 505 Lecture 10. Spectral Characterization. Part 2 of 2

Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator

Roundoff Noise in Digital Feedback Control Systems

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.

Hakim Weatherspoon CS 3410 Computer Science Cornell University

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

EE40 Midterm Review Prof. Nathan Cheung

A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs

CSE 241 Digital Systems Spring 2013

Pulse-Code Modulation (PCM) :

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx

Binary Multipliers. Reading: Study Chapter 3. The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents

THE FOURIER TRANSFORM (Fourier series for a function whose period is very, very long) Reading: Main 11.3

The PUMA method applied to the measures carried out by using a PC-based measurement instrument. Ciro Spataro

Higher-Order Σ Modulators and the Σ Toolbox

Department of Mechanical and Aerospace Engineering. MAE334 - Introduction to Instrumentation and Computers. Final Examination.

Modern Digital Communication Techniques Prof. Suvra Sekhar Das G. S. Sanyal School of Telecommunication Indian Institute of Technology, Kharagpur

SWITCHED CAPACITOR AMPLIFIERS

Background Digital Calibration Techniques for Pipelined ADC s y

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

What does such a voltage signal look like? Signals are commonly observed and graphed as functions of time:

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology

Modeling All-MOS Log-Domain Σ A/D Converters

A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture

Transcription:

Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33

Introduction Two main types of converters Nyquist-Rate Converters Generate output having a one-to-one relationship with a single input value. Rarely sample at Nyquist-rate because of need for anti-aliasing and reconstruction filters. Typically 3 to 20 times input signal s bandwidth. Oversampling Converters Operate much faster than Nyquist-rate (20 to 512 times faster) Shape quantization noise out of bandwidth of interest, post signal processing filters out quantization noise. slide 2 of 33

Ideal D/A Converter B in D/A V out V ref defined to be an N-bit digital signal (or word) B in equals 1 or 0 (i.e., b i is a binary digit) b i b 1 B in = b 1 2 1 + b 2 2 2 + + b N 2 N is MSB while is LSB B in b N Assume is positive unipolar conversion (1) slide 3 of 33

Ideal D/A Converter Output voltage related to digital input and reference voltage by V out = V ref ( b 1 2 1 + b 2 2 2 + + b N 2 N ) = V ref B in Max V out is V ref ( 1 2 N ) Multiplying DAC realized by allowing V ref to be another input signal Ideal DAC has well-defined values (not same for A/D) (2) slide 4 of 33

V out ------------ V ref 1 Ideal DAC Converter 2-bit DAC 3/4 1/2 1/4 V LSB --------------- V ref 1 = -- = 1 LSB 4 0 01 00 10 11 (100) B in ---------- and V LSB V ref 2 N 1 LSB = 1 ----- 2 N slide 5 of 33

Example An 8-bit D/A converter has = 5V. V ref What is the output voltage when B in = 10110100? B in = 2 1 + 2 3 + 2 4 + 2 6 = 0.703125 V out = V ref B in = 3.516 V Find V LSB. V LSB = 5 256 = 19.5 mv (3) (4) (5) slide 6 of 33

Ideal A/D Converter V in A/D B out V ref where V ref ( b 1 2 1 + b 2 2 2 + + b N 2 N ) = V in ± V x 1 -- V 2 LSB V x 1 < --V 2 LSB (6) (7) slide 7 of 33

Ideal A/D Converter V LSB B --------------- = 1/4 = 1 LSB out V ref 11 10 01 00 0 1/4 1/2 3/4 1 V 01 V V ref 11 V ref V in ----------- V ref A range of valid input values produces same digital output word quantization error. No quantization error in D/A converter case. slide 8 of 33

Ideal A/D Converter Transitions offset by 0.5V LSB so midpoint are same as D/A case Quantizer Overload Quantization error limited to ± V LSB 2 otherwise quantizer is said to be overloaded. Overloading occurs when input signal is beyond one of the two last transition voltages. V LSB In 2-bit example, input should be greater than 1 8 V ref and less than 7 8 V ref slide 9 of 33

Quantization Noise V in A/D B V 1 D/A + V Q Quantization noise V in V 1 1 --V 2 LSB V Q t (Time) 1 --V 2 LSB T t (Time) V Q V 1 V in = V 1 V in V Q or = + (8) slide 10 of 33

Quantization Noise V Q V in V 1 V in V 1 V 1 = V in + V Q Quantizer Model Above model is exact approx made when assumptions made about V Q Often assume V Q is white, uniformily distributed number between ± V 2 LSB slide 11 of 33

Quantization Noise Average of quantization noise is zero. RMS quantization noise can be shown to equal V Qrms = ----------- 12 Each extra bit results in RMS noise decrease of 6dB Noise power is independent of sampling frequency If assume input signal is a sinusoid of peak amplitude of V ref 2 ( ) V LSB (9) V in rms ( ) SNR = 20 log ------------------ = 20 V Qrms ( ) SNR = 6.02N + 1.76 db V ref ( 2 2) log ------------------------------ V LSB ( 12) slide 12 of 33

SNR (db) 60 50 40 Quantization Noise 10-bit Best possible SNR 30 20 10 ( V pp = V ref ) 0 60 50 40 30 20 10 0 V in ( db) SNR reaches max when input signal is max (might improve SNR if oversampling used) slide 13 of 33

Example A 100-mV pp sinusoidal signal is applied to an ideal 12-bit A/D converter for which V ref = 5 V. Find the SNR of the digitized output signal. First, find max SNR if full-scale sinusoidal waveform of ±2.5 V applied SNR max = 6.02 12 + 1.76 = 74 db Since input is only ± 100-mV it is 28 db below full scale, so SNR of digitized output is SNR = 74 28 = 46 db (10) (11) slide 14 of 33

Signed Codes Often need converters for both positive and negative signals signed codes Sign Magnitude Neg numbers simply invert MSB 1 s Complement Neg numbers invert all bits Offset Binary Assign 000... to most negative number and count up 2 s Complement Invert MSB of offset binary case or... Neg numbers are 1 LSB larger than 1 s complement slide 15 of 33

Number Normalized number Signed Codes Sign magnitude 1 s complement Offset binary 2 s complement +3 +3/4 011 011 111 011 +2 +2/4 010 010 110 010 +1 +1/4 001 001 101 001 +0 +0 000 000 100 000 ( 0) ( 0) (100) (111) 1 1/4 101 110 011 111 2 2/4 110 101 010 110 3 3/4 111 100 001 101 4 4/4 000 100 2 s complement most common when doing signal processing slide 16 of 33

2 s Complement 000-4 111 3 2 110 100-4 011 3 2 010 001-3 1 101 101-3 1 001 010-2 -1 0 100 110-2 -1 0 000 011 111 Offset Binary 2 s Complement Each have wrap-around behaviour slide 17 of 33

2 s Complement Benefits Addition of both positive numbers is done with simple addition (nothing extra needed) Subtraction of A Bdone by complementing bits of B and adding LSB into carry-in of adder Can go above max as long as final result is within range (no overflow hardware needed) Example 2+3+(-4) = 1 010 + 011 + 100 = 101 + 100 = 001 Final result of 1 correct though temp result of -3 obtained slide 18 of 33

Performance Limitations For D/A measure, use output voltage levels For A/D measure, use transition points (easier than midpoints) B out V LSB --------------- = 1/4 = 1 LSB V ref 11 10 01 00 0 1/4 1/2 3/4 1 V 01 V V ref 11 V ref V in ----------- V ref slide 19 of 33

Offset and Gain Error V out ------------ V ref 1 3/4 1/2 1/4 Offset error 0 00 01 10 11 Ideal Gain error (100) B in slide 20 of 33

Offset and Gain Error D/A converter units of LSB: V E out off ( D A) = ----------- V LSB A/D converter deviation of V 0 01 from 1 2 LSB 0 0 V E 0 01 off ( A D) = --------------- V LSB 1 -- LSB 2 With gain error, set offset error to zero V E out gain( D A) = ----------- V LSB 1 1 V E 1 1 gain( A D) = ------------- V LSB V out ----------- V LSB V 0 01 V LSB 0 0 ( 2 N 1) --------------- ( 2 N 2) (12) (13) (14) slide 21 of 33

Resolution Resolution and Accuracy Number of distinct analog levels n can resolve 2 N distinct analog levels. Absolute Accuracy N-bit resolution Difference between the expected and actual transfer responses includes offset, gain and linearity errors Relative Accuracy After offset and gain errors removed also called maximum integral nonlinearity error A 12-bit accuracy implies that the converter s error is less than the full-scale value divided by 2 12 slide 22 of 33

Resolution and Accuracy A converter may have 12-bit resolution with only 10- bit accuracy Another converter may have 10-bit resolution with 12- bit accuracy. Accuracy greater than resolution means converter s transfer response is very precisely controlled better than the number of bits of resolution. Example A two bit D/A (resolution 2-bits) with output levels at 0.0, 1/4, 2/4, 3/4 is ideal (infinite bit accuracy since no errors) slide 23 of 33

Integral Nonlinearity (INL) Error V out ------------ V ref Integral nonlinearity error (best-fit) 1 3/4 1/2 Integral nonlinearity error (endpoint) 1/4 0 01 00 10 11 (100) B in slide 24 of 33

INL Error After both offset and gain errors removed, integral nonlinearity (INL) error is deviation from a straight line. Can use endpoint or best fit straight lines endpoint more conservative INL plotted for each digital word INL 0.5LSB 0 01 00 10 11 max INL (100) B in Maximum INL also referred to as relative accuracy slide 25 of 33

Differential Nonlinearity (DNL) Error Ideally, each step is 1 LSB away from adjacent level DNL defined as variation in step sizes from 1 LSB (once gain and offset errors removed) Example Max DNL = 0.5 LSB has at least one step size which is either 0.5 LSB or 1.5 LSB As in INL error, DNL plotted for each digital word and max is maximum magnitude. DNL 0.5LSB 0 01 00 10 11 max DNL (100) B in step size between 00 and 01 is 1.5 LSB step size between 10 and 11 is 0.7 LSB slide 26 of 33

Monotonic D/A Converters Monotonicity Where output alway increases as input increases no negative slope in transfer-response Important for some control loop applications If max DNL < 1 LSB, converter is monotonic Can be monotonic and have DNL > 1 LSB If max INL < 0.5 LSB, converter is monotonic Missing Code A/D Converters Similar to monotonic but for A/D converter Increasing analog input skips some digital codes If max DNL < 1 LSB or max INL < 0.5 LSB, no missing codes slide 27 of 33

Converter Speed A/D Conversion Time and Sampling Rate Conversion time time for a single measurement Sampling rate max sampling rate (typically inverse of conversion time) Note that converter might have latency due to pipelining D/A Settling Time and Sampling Rate Settling time time for converter to settle to within a specified resolution (typically 0.5 LSB) Sampling rate max rate (typically inverse of settling time) slide 28 of 33

Sampling-Time Uncertainty Error due to variations in sampling time V ref Consider full-scale sine wave: V in = ---------- sin( 2π f 2 in t) Rate of change is max at zero crossing If sampling time has variation t, then to keep V less than 1 LSB, require that V LSB 1 t < ---------------------- = ----------------- π f in V ref 2 N π f in Example 250 MHz sinusoidal signal must keep t < 5psfor 8-bit accuracy Same 5ps for 16-bit accuracy and 1 MHz sinusoid (15) slide 29 of 33

Dynamic Range Ratio of rms value of max amplitude input sinusoid to rms output noise plus distortion Can be expressed as N, effective number of bits SNR = 6.02N + 1.76 db Often a function of freq of input signal (lower SNR as freq increases) more realistic than only using INL and DNL Note, distortion of some converters not a function of input signal level Other converters (such as oversampling), distortion decreases as signal level decreases (similar to other analog circuits) (16) slide 30 of 33

3-bit D/A converter, 1 LSB Example Offset voltage is 11 mv resulting in Gain error V ref 4V, with following values For INL and DNL errors, first remove both offset and gain errors = { 0.011 : 0.507 : 1.002 : 1.501 : 1.996 : 2.495 : 2.996 : 3.491} E gain D A V ref 2 3 = 0.5 V E off D A 0.011 ( ) = ------------ = 0.022 LSB 0.5 3.491 0.011 ( ) = -------------------------------- ( 2 3 1) = 0.04 LSB 0.5 (17) (18) slide 31 of 33

Offset error removed by subtracting 0.022 LSB Gain error removed by subtracting off scaled values of gain error. Example new value for 1.002 (scaled to 1 LSB) given by 1.002 ------------ 0.022 0.5 2 + -- 7 ( 0.04 ) = 1.993 Offset-free, gain-free, scaled values are { 0.0 : 0.998 : 1.993 : 2.997 : 3.993 : 4.997 : 6.004 : 7.0} INL errors Since now in units of LSBs, given by difference between values and ideal values { 0 : 0.002 : 0.007 : 0.003 : 0.007 : 0.003 : 0.004 : 0} DNL errors difference between adjacent values and 1 LSB { 0.002 : 0.005 : 0.004 : 0.004 : 0.004 : 0.007 : 0.004} (19) (20) (21) (22) slide 32 of 33

Example A full-scale sinusoidal is applied to a 12-bit A/D If fundamental has a normalized power of 1Wand remaining power is 0.5 µw, what is the effective number of bits for the converter? SNR = 6.02N eff + 1.76 In this case, SNR given by 1 SNR = 10 log ----------------------- 0.5 10 6 = resulting in 63 db 63 1.76 N eff = --------------------- = 10.2 effective bits 6.02 (23) (24) (25) slide 33 of 33