Exercise booklet - Logic

Similar documents
EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

Digital Logic (2) Boolean Algebra

Gates and Flip-Flops

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Synchronous Sequential Logic

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

The Design Procedure. Output Equation Determination - Derive output equations from the state table

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Combinational Logic. By : Ali Mustafa

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

Digital Electronics Final Examination. Part A

Sample Test Paper - I

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

DE58/DC58 LOGIC DESIGN DEC 2014

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

Stop Watch (System Controller Approach)

ELCT201: DIGITAL LOGIC DESIGN

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO

CHAPTER 7. Exercises 17/ / /2 2 0

Faculty of Engineering. FINAL EXAMINATION FALL 2008 (December2008) ANSWER KEY

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Combinational Logic. Course Instructor Mohammed Abdul kader

ECE 341. Lecture # 3

Sequential Logic Worksheet

University of Toronto Faculty of Applied Science and Engineering Final Examination

Sequential vs. Combinational

Using the NOT realization from the NAND, we can NOT the output of the NAND gate making it a NOT NOT AND or simply an AND gate.

6 Synchronous State Machine Design

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

Mealy & Moore Machines

Digital Electronics II Mike Brookes Please pick up: Notes from the front desk

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Exam for Physics 4051, October 31, 2008

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #2 Nov 22, 2006

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Philadelphia University Student Name: Student Number:

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Digital Logic Appendix A

Chapter 3 Combinational Logic Design

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

DIGITAL LOGIC CIRCUITS

Digital Electronics. Part A

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

DIGITAL LOGIC CIRCUITS

Philadelphia University Student Name: Student Number:

UNIVERSITI TENAGA NASIONAL. College of Information Technology

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

ELCT201: DIGITAL LOGIC DESIGN

Chapter 2. Review of Digital Systems Design

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

Show that the dual of the exclusive-or is equal to its compliment. 7

Lecture 10: Synchronous Sequential Circuits Design

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Digital Electronic Meters

Introduction to Computer Engineering. CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

Written exam with solutions IE Digital Design Friday 21/

Experiment 7: Magnitude comparators

ELCT201: DIGITAL LOGIC DESIGN

Boolean Algebra. Digital Logic Appendix A. Boolean Algebra Other operations. Boolean Algebra. Postulates, Identities in Boolean Algebra

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

Chapter 5 Synchronous Sequential Logic

Chapter 7 Logic Circuits

EGC221: Digital Logic Lab

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

Written reexam with solutions for IE1204/5 Digital Design Monday 14/

Lecture 14 Finite state machines

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

ENEL Digital Circuit Design. Final Examination

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

CMPE12 - Notes chapter 2. Digital Logic. (Textbook Chapters and 2.1)"


Written exam with solutions IE1204/5 Digital Design Friday 13/

Fundamentals of Digital Design

Systems I: Computer Organization and Architecture

Fundamentals of Boolean Algebra

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of

Chapter 14 Sequential logic, Latches and Flip-Flops

Cs302 Quiz for MID TERM Exam Solved

Transcription:

Name: Class: Date:......... Exercise booklet Logic BCD Counter Worksheet with excercises and repetitive tasks for students and learners

Find the seven logic gates in the puzzle. The words can be hidden horizontally from left to right or vertically from top to bottom. We already highlighted the first word for you. L B W P F F C G L K N M B P A F X O R O O R W P N Z C N Y Y A C H B D X H V L U R O L A C J G O N P N I R N A N D C C S D Z O I W F H R L T F N L X N O R T N F J O T T D F R Z O P Y R A P J N C A T Complete the truth tables. OR X X y NAND X X y 3 Which logic gates are described by the following truth tables?...... X X y X X y 4 Convert the following figures from the decimal to binary or from the binary to decimal number system. Decimal number 7 5 Binary number

BCD Counter 5 Complete the gaps: Positive logic When using positive logic, the logic...complies with the low level and the logic...complies with the high level. Negative logic When using negative logic, the logic complies with the...and the logic complies with the.... 6 What happens in the following NOT circuit when pushing the button? The lightens up A The does not lighten up k 55V V V N I x NOT O ut = y k 7 Mark the correct button(s) that you need to push in the following circuits to make the lighten up. Button x A x x y Button x k 8 Complete the gaps in the following text about the OR gate. The OR gate realises a logic...link between two or more inputs. In contrast to the...gate, the output is not inverted. 9 Define the s condition (, on the right) when no button is pushed. The lightens up A The does not lighten up k k 55V NAND & CD4 O ut = N V V I k

Mark the correct answer(s) for the following NOR circuit. When both buttons are pushed, the does not lighten up. Only as long as both buttons are being pushed, the does not lighten up. When one or both buttons are pushed, the lightens up. Only if no button is pushed, the lightens up. A x k k 55V NOR CD4 O ut = N V V I y k x The following equation and the circuit symbol belong to which logic gate?... y = ( x x ) ( x x ) x x = y Complete the equation and the circuit symbol for the XNOR gate.... y = ( x x ) ( x x ) x x y 3 What is the reason for glitches occuring in digital circuits that present a momentary false statement and a temporary falsification?...... 4 Name the difference between a Programmable Array Logic (PAL) element and a Generic Array Logic (GAL) element.......

BCD Counter 5 What is the reason for so called "bouncing", a disruptive effect in digital technology?...... 6 Complete the following drawing of a debouncing circuit consisting of NOR gates. 7 Complete the following text. The...is the easiest calculation circuit and can add two singledigit binary digits. 8 Complete the following truth table of the bit full adder. Transmission input Addend A Addend B Sum S Transmission output 9 Calculate the following digits. = = = 3 =

Fill in the names of the described types of flipflops and assign the correct circuit symbol to them by entering the correct letter. a)... Flipflops without clock input are fully independent of a clock. Their set inputs and reset inputs can be addressed at any time. b)... The set inputs and reset inputs (S and R) of this flipflop are only active as long as there is a signal level at the clock input (C). c)... The set and reset input (S and R) of this type of flipflop is only active when changing the edge at the clock input C. The susceptibility is uced. The clock edge triggering is indicated by the triangle as circuit symbol. d)... During the first clock edge, this type of flipflop receives the input status and dispenses it again with the following clock edge. The susceptibility is minimized. The clock edge triggering is indicated by the triangle as circuit symbol. S S J S C C C R R K R Complete the following table of a nonclockcontrolled RS flipflop. Set input S Reset input R Output Output Explanation Set Prohibited condition

I BCD Counter Describe what happens in the following circuit when we keep pushing the button and the clock generator changes from to. A 55V D D FlipFlop C V V N O ut = k 55V C Hz,5 Hz Clock VOut = VIN 3 According to the truth table, explain which changes of the inputs (J, K and C) on the JK flipflop are responsible for the following conditions. No change:... Set:... Reset:... Toggle outputs:... Input J Input K Clock input C Output Output Explanation No change Set Reset Toggle outputs

BCD Counter 4 In the following text, fill in the gaps regarding the topic of shift registers. Shift registers consist of...toggled flipflops that are clocked synchronously. Next to addition, the bit by bit shifting is one of the fundamental operations of a...computing unit. For example, when the swiped binary number is moved one position to the right, the decimal outcome of a... complies with. For..., the respective binary number needs to be moved one position to the left. Depending on the specific application, shift registers have a different bit width, shift to the right or to the left and can be loaded serially or... For many tasks, shift registers are suitable as...that already include all standard functionalities. 5 In the following drawing, decide whether this is a timing diagram of a 4 bit binary upwards counter or of a 4 bit binary downwards counter. 4 bit binary upwards counter 4 bit binary downwards counter c 3 4 5 6 7 8 9 3 4 5 6 3 6 What's the task of a BCD counter?...... Points:... /6 www.brickrknowledge.com info@brickrknowledge.de Tel: 49 ()89 894 9