DATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers

Similar documents
DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter

NAND R/S - CD4044BMS Q VDD

DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers

DATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers

DATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description

DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.

DATASHEET HI-390. Features. Ordering Information. Pinout Switch States shown for a Logic 1 Input. Applications. Functional Diagram

CD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates

DATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0.

DATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10.

DATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3.

Features. Pinout. PART NUMBER PART MARKING TAPE & REEL PKG PKG. DWG. # EL7156CNZ (Note) (No longer available, recommended replacement: EL7156CSZ)

DATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display

HCF4555B DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXER OUTPUT HIGH ON SELECT

Obsolete Product(s) - Obsolete Product(s)

SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

.EXPANDABLE WITH MULTIPLE PACKAGES

DATASHEET. Features. Applications EL7155. High Performance Pin Driver. FN7279 Rev 3.00 Page 1 of 10. October 24, FN7279 Rev 3.

High Speed Quad SPST CMOS Analog Switch

CD4089 CMOS Binary Rate Multiplier

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

SN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN74LS138MEL LOW POWER SCHOTTKY

DATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer

HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B

DPDT CMOS Analog Switch

DATASHEET ISL7457SRH. Features. Related Literature. Applications. Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

CA3086. General Purpose NPN Transistor Array. Applications. Pinout. Ordering Information. Data Sheet August 2003 FN483.5

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

DATASHEET EL7457. Features. Applications. Pinouts. 40MHz Non-Inverting Quad CMOS Driver. FN7288 Rev 4.00 Page 1 of 12.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

Quad SPST CMOS Analog Switch

HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER

Features OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

MC14555B, MC14556B. Dual Binary to 1 of 4 Decoder/Demultiplexer

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V

M74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)

SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240

Obsolete Product(s) - Obsolete Product(s)

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.

Quad 2-input NAND gate

DATASHEET HS-0548RH, HS-0549RH. Features. Applications. Pinouts. Ordering Information

. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING) t PD = 16 ns (TYP.

The 74HC21 provide the 4-input AND function.

DATASHEET HMU16, HMU17. Features. Applications. Ordering Information. 16 x 16-Bit CMOS Parallel Multipliers. FN2803 Rev 4.

April 2004 AS7C3256A

HCF4532B 8-BIT PRIORITY ENCODER

CD4071, CD4072 CD4075

RM3283. Dual ARINC 429 Line Receiver

Obsolete Product(s) - Obsolete Product(s)

SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)

MM74HC138 3-to-8 Line Decoder

MM74HC154 4-to-16 Line Decoder

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. tpd = 28 ns (TYP.

M74HC20TTR DUAL 4-INPUT NAND GATE

Obsolete Product(s) - Obsolete Product(s)


SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

HIGH SPEED TRANSISTOR OPTOCOUPLERS

M74HCT688TTR 8 BIT EQUALITY COMPARATOR

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

PO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Obsolete Product(s) - Obsolete Product(s)

MM74HC139 Dual 2-To-4 Line Decoder

Obsolete Product(s) - Obsolete Product(s)

MM74HCT138 3-to-8 Line Decoder

M74HC147TTR 10 TO 4 LINE PRIORITY ENCODER

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

Features. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )

CD4021BC 8-Stage Static Shift Register

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

MM54HC08 MM74HC08 Quad 2-Input AND Gate

SN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Low Voltage 2-1 Mux, Level Translator ADG3232

74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

HIGH SPEED TRANSISTOR OPTOCOUPLERS

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

HCC/HCF40181B 4-BIT ARITHMETIC LOGIC UNIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

2-input EXCLUSIVE-OR gate

CD54/74AC153, CD54/74ACT153

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

MM74C906 Hex Open Drain N-Channel Buffers

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP.

Transcription:

DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on Select xpandable with Multiple Packages 0% Tested for Quiescent Current at 0V Standardized, Symmetrical Output Characteristics / OF DUL 3 5 6 6 5 3 / OF DUL Maximum Input Current of at 8V Over Full Package Temperature Range; 0n at 8V and +5 o C 7 8 9 Noise Margin (Over Full Package/Temperature Range) - V at = 5V - V at = V -.5V at = 5V CD555MS TOP VIW 6 5V, V and 5V Parametric Ratings 5 Meets ll Requirements of JDC Tentative Standard No. 3, Standard Specifications for Description of Series CMOS Devices / OF DUL 3 5 3 / OF DUL pplications Decoding Code Conversion Demultiplexing (Using nable Input as a Data Input Memory Chip-nable Selection Function Selection Description CD555MS and CD556MS are dual one-of-four decoders/demultiplexers. ach decoder has two select inputs ( and ), an nable input (), and four mutually exclusive outputs. On the CD555MS the outputs are high on select; on the CD556MS the outputs are low on select. When the nable input is high, the outputs of the CD555MS remain low and the outputs of the CD556MS remain high regardless of the state of the select inputs and. The CD555MS and CD556MS are similar to types MC555 and MC556, respectively. The CD555MS and CD556MS are supplied in these 6-lead outline packages: raze Seal DIP H6 HT Frit Seal DIP H Ceramic Flatpack H6W CD555 Only CD556 Only Functional Diagrams 6 7 8 3 3 5 3 3 5 6 8 CD555MS 6 8 CD556MS 9 5 6 7 9 5 6 7 9 FN336 Rev 0.00 Page of

CD555MS, CD556MS bsolute Maximum Ratings DC Supply Voltage Range, ()............... -0.5V to +0V (Voltage Referenced to Terminals) Input Voltage Range, ll Inputs.............-0.5V to +0.5V DC Input Current, ny One Input m Operating Temperature Range................ to +5 o C Package Types D, F, K, H Storage Temperature Range (TSTG)........... -65 o C to +50 o C Lead Temperature (During Soldering)................. +65 o C t Distance /6 /3 Inch (.59mm 0.79mm) from case for s Maximum Reliability Information Thermal Resistance................ ja jc Ceramic DIP and FRIT Package..... 80 o C/W 0 o C/W Flatpack Package................ 70 o C/W 0 o C/W Maximum Package Power Dissipation (PD) at +5 o C For T = to +0 o C (Package Type D, F, K)...... 500mW For T = +0 o C to +5 o C (Package Type D, F, K)...... Derate Linearity at mw/ o C to 00mW Device Dissipation per Output Transistor............... 0mW For T = Full Package Temperature Range (ll Package Types) Junction Temperature.............................. +75 o C TL. DC LCTRICL PRFORMNC CHRCTRISTICS GROUP LIMITS PRMTR SYMOL CONDITIONS (NOT ) SUGROUPS TMPRTUR MIN MX UNITS Supply Current IDD = 0V, VIN = or GND +5 o C - +5 o C - 00 = 8V, VIN = or GND 3 - Input Leakage Current IIL VIN = or GND = 0 +5 o C -0 - n +5 o C -00 - n = 8V 3-0 - n Input Leakage Current IIH VIN = or GND = 0 +5 o C - 0 n +5 o C - 00 n = 8V 3-0 n Output Voltage VOL5 = 5V, No Load,, 3 +5 o C, +5 o C, - 50 mv Output Voltage VOH5 = 5V, No Load (Note 3),, 3 +5 o C, +5 o C,.95 - V Output Current (Sink) IOL5 = 5V, VOUT = 0.V +5 o C 0.53 - m Output Current (Sink) IOL = V, VOUT = 0.5V +5 o C. - m Output Current (Sink) IOL5 = 5V, VOUT =.5V +5 o C 3.5 - m Output Current (Source) IOH5 = 5V, VOUT =.6V +5 o C - -0.53 m Output Current (Source) IOH5 = 5V, VOUT =.5V +5 o C - -.8 m Output Current (Source) IOH = V, VOUT = 9.5V +5 o C - -. m Output Current (Source) IOH5 = 5V, VOUT = 3.5V +5 o C - -3.5 m N Threshold Voltage VNTH = V, ISS = - +5 o C -.8-0.7 V P Threshold Voltage VPTH = 0V, IDD = +5 o C 0.7.8 V Functional F =.8V, VIN = or GND 7 +5 o C VOH > VOL < V = 0V, VIN = or GND 7 +5 o C / / = 8V, VIN = or GND 8 +5 o C = 3V, VIN = or GND 8 Input Voltage Low (Note ) VIL = 5V, VOH >.5V, VOL < 0.5V,, 3 +5 o C, +5 o C, -.5 V Input Voltage High (Note ) Input Voltage Low (Note ) Input Voltage High (Note ) NOTS: VIH = 5V, VOH >.5V, VOL < 0.5V,, 3 +5 o C, +5 o C, 3.5 - V VIL VIH = 5V, VOH > 3.5V, VOL <.5V = 5V, VOH > 3.5V, VOL <.5V. ll voltages referenced to device GND, 0% testing being implemented.. Go/No Go test with limits applied to inputs.,, 3 +5 o C, +5 o C, - V,, 3 +5 o C, +5 o C, - V 3. For accuracy, voltage is measured differentially to. Limit is 0.050V max. FN336 Rev 0.00 Page of

CD555MS, CD556MS TL. C LCTRICL PRFORMNC CHRCTRISTICS GROUP LIMITS PRMTR SYMOL CONDITIONS (NOT, ) SUGROUPS TMPRTUR MIN MX UNITS Propagation Delay TPHL = 5V, VIN = or GND 9 +5 o C - 0 ns or Input to any Output TPLH, +5 o C, - 59 ns Propagation Delay TPHL = 5V, VIN = or GND 9 +5 o C - 00 ns to any Output TPLH, +5 o C, - 50 ns Transition Time TTHL = 5V, VIN = or GND 9 +5 o C - 00 ns TTLH, +5 o C, - 70 ns NOTS:. CL = 50pF, RL = 00K, Input TR, TF <.. and +5 o C limits guaranteed, 0% testing being implemented. TL 3. LCTRICL PRFORMNC CHRCTRISTICS LIMITS PRMTR SYMOL CONDITIONS NOTS TMPRTUR MIN MX UNITS Supply Current IDD = 5V, VIN = or GND,, +5 o C - 5 +5 o C - 50 = V, VIN = or GND,, +5 o C - +5 o C - 300 = 5V, VIN = or GND,, +5 o C - +5 o C - 600 Output Voltage VOL = 5V, No Load, +5 o C, +5 o C, - 50 mv Output Voltage VOL = V, No Load, +5 o C, +5 o C, Output Voltage VOH = 5V, No Load, +5 o C, +5 o C, Output Voltage VOH = V, No Load, +5 o C, +5 o C, - 50 mv.95 - V 9.95 - V Output Current (Sink) IOL5 = 5V, VOUT = 0.V, +5 o C 0.36 - m 0.6 - m Output Current (Sink) IOL = V, VOUT = 0.5V, +5 o C 0.9 - m.6 - m Output Current (Sink) IOL5 = 5V, VOUT =.5V, +5 o C. - m. - m Output Current (Source) IOH5 = 5V, VOUT =.6V, +5 o C - -0.36 m - -0.6 m Output Current (Source) IOH5 = 5V, VOUT =.5V, +5 o C - -.5 m - -.0 m Output Current (Source) IOH = V, VOUT = 9.5V, +5 o C - -0.9 m - -.6 m Output Current (Source) IOH5 =5V, VOUT = 3.5V, +5 o C - -. m - -. m Input Voltage Low VIL = V, VOH > 9V, VOL < V, +5 o C, +5 o C, - 3 V Input Voltage High VIH = V, VOH > 9V, VOL < V, +5 o C, +5 o C, 7 - V FN336 Rev 0.00 Page 3 of

CD555MS, CD556MS Propagation Delay or Input to any Output Propagation Delay to any Output TL 3. LCTRICL PRFORMNC CHRCTRISTICS (Continued) PRMTR SYMOL CONDITIONS NOTS TMPRTUR TPHL TPLH TPHL TPLH = V,, 3 +5 o C - 90 ns = 5V,, 3 +5 o C - ns = V,, 3 +5 o C - 70 ns = 5V,, 3 +5 o C - 30 ns Transition Time TTHL = V,, 3 +5 o C - 0 ns TTLH = 5V,, 3 +5 o C - 80 ns Input Capacitance CIN ny Input, +5 o C - 7.5 pf NOTS:. ll voltages referenced to device GND.. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics. 3. CL = 50pF, RL = 00K, Input TR, TF <. MIN LIMITS MX UNITS TL. POST IRRDITION LCTRICL PRFORMNC CHRCTRISTICS LIMITS PRMTR SYMOL CONDITIONS NOTS TMPRTUR MIN MX UNITS Supply Current IDD = 0V, VIN = or GND, +5 o C - 5 N Threshold Voltage VNTH = V, ISS = -, +5 o C -.8-0. V N Threshold Voltage VTN = V, ISS = -, +5 o C - V Delta P Threshold Voltage VTP = 0V, IDD =, +5 o C 0..8 V P Threshold Voltage VTP = 0V, IDD =, +5 o C - V Delta Functional F = 8V, VIN = or GND = 3V, VIN = or GND +5 o C VOH > / Propagation Delay Time TPHL TPLH NOTS:. ll voltages referenced to device GND.. CL = 50pF, RL = 00K, Input TR, TF <. VOL < / = 5V,, 3, +5 o C -.35 x +5 o C Limit 3. See Table for +5 o C limit.. Read and Record V ns TL 5. URN-IN ND LIF TST DLT PRMTRS +5 o C PRMTR SYMOL DLT LIMIT Supply Current - MSI- IDD.0 Output Current (Sink) IOL5 0% x Pre-Test Reading Output Current (Source) IOH5 0% x Pre-Test Reading TL 6. PPLICL SUGROUPS CONFORMNC GROUP MIL-STD-883 MTHOD GROUP SUGROUPS RD ND RCORD Initial Test (Pre urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 Interim Test (Post urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 Interim Test (Post urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 PD (Note ) 0% 500, 7, 9, Deltas Interim Test 3 (Post urn-in) 0% 500, 7, 9 IDD, IOL5, IOH5 FN336 Rev 0.00 Page of

CD555MS, CD556MS TL 6. PPLICL SUGROUPS MIL-STD-883 CONFORMNC GROUP MTHOD GROUP SUGROUPS RD ND RCORD PD (Note ) 0% 500, 7, 9, Deltas Final Test 0% 500, 3, 8, 8,, Group Sample 5005,, 3, 7, 8, 8, 9,, Group Subgroup -5 Sample 5005,, 3, 7, 8, 8, 9,,, Deltas Subgroups,, 3, 9,, Subgroup -6 Sample 5005, 7, 9 Group D Sample 5005,, 3, 8, 8, 9 Subgroups, 3 NOT:. 5% Parameteric, 3% Functional; Cumulative for Static and. TL 7. TOTL DOS IRRDITION CONFORMNC GROUPS MIL-STD-883 MTHOD TST RD ND RCORD PR-IRRD POST-IRRD PR-IRRD POST-IRRD Group Subgroup 5005, 7, 9 Table, 9 Table TL 8. URN-IN ND IRRDITION TST CONNCTIONS OSCILLTOR FUNCTION OPN GROUND 9V -0.5V 50kHz 5kHz PRT NUMR CD555MS & CD556MS Static urn-in - 7, 9 - - 3, 8, 3-5 6 Note Static urn-in - 7, 9-8 - 3, 3-6 Note Dynamic urn- -, 8, 5 6-7, 9 -, 3, 3 In Note Irradiation Note NOT:. ach pin except and GND will have a series resistor of K 5%, = 8V 0.5V. ach pin except and GND will have a series resistor of 7K 5%; Group, Subgroup, sample size is dice/wafer, 0 failures, = V 0.5V Logic Diagrams () 3(3) () 5() 6() () 3(3) () 5() 6() (5) 7(9) (5) 7(9) LL INPUTS PROTCTD Y CMOS PROTCTION NTWORK LL INPUTS PROTCTD Y CMOS PROTCTION NTWORK FIGUR. CD55RMS LOGIC DIGRM ( OF IDNTICL CIRCUITS) FIGUR. CD556MS LOGIC DIGRM ( OF IDNTICL CIRCUITS) FN336 Rev 0.00 Page 5 of

CD555MS, CD556MS TRUTH TL INPUTS NL SLCT OUTPUTS CD555MS OUTPUTS CD556MS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X 0 0 0 0 X = Don t Care Logic High Logic 0 Low Typical Performance Characteristics OUTPUT LOW (SINK) CURRNT (IOL) (m) 30 5 0 5 5 MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = 5V V 5V OUTPUT LOW (SINK) CURRNT (IOL) (m) 5.0.5.0 7.5 5.0.5 MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = 5V V 5V 0 5 5 DRIN-TO-SOURC VOLTG (VDS) (V) FIGUR 3. TYPICL OUTPUT LOW (SINK) CURRNT CHRCTRISTICS 0 5 5 DRIN-TO-SOURC VOLTG (VDS) (V) FIGUR. MINIMUM OUTPUT LOW (SINK) CURRNT CHRCTRISTICS DRIN-TO-SOURC VOLTG (VDS) (V) -5 - -5 MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = -5V -V -5V 0 0-5 - -5-0 -5-30 OUTPUT HIGH (SOURC) CURRNT (IOH) (m) DRIN-TO-SOURC VOLTG (VDS) (V) -5 - -5 MINT TMPRTUR (T ) = +5 o C GT-TO-SOURC VOLTG (VGS) = -5V -V -5V 0 0-5 - -5 OUTPUT HIGH (SOURC) CURRNT (IOH) (m) FIGUR 5. TYPICL OUTPUT HIGH (SOURC) CURRNT CHRCTRISTICS FIGUR 6. MINIMUM OUTPUT HIGH (SOURC) CURRNT CHRCTRISTICS FN336 Rev 0.00 Page 6 of

CD555MS, CD556MS Typical Performance Characteristics (Continued) PROPGTION DLY TIM (tplh, tphl) (ns) MINT TMPRTUR (T ) = +5 o C 50 00 SUPPLY VOLTG () = 5V 50 V 0 5V 50 0 0 0 60 80 0 LOD CPCITNC (CL) (pf) PROPGTION DLY TIM (tplh, tphl) (ns) MINT TMPRTUR (T ) = +5 o C 50 00 SUPPLY VOLTG () = 5V 50 0 V 5V 50 0 0 0 60 80 0 LOD CPCITNC (CL) (pf) FIGUR 7. TYPICL PROPGTION DLY TIM vs LOD CPCITNC ( OR INPUT TO NY OUTPUT) FIGUR 8. TYPICL PROPGTION DLY TIM vs LOD CPCITNC ( INPUTS TO NY OUTPUT) PROPGTION DLY TIM (tplh, tphl) (ns) 300 50 00 50 0 50 MINT TMPRTUR (T ) = +5 o C NY INPUT INPUT 0 5 5 0 SUPPLY VOLTG () = 5V TRNSITION TIM (tthl, ttlh) (ns) MINT TMPRTUR (T ) = +5 o C 00 50 SUPPLY VOLTG () = 5V 0 V 5V 50 0 0 0 0 60 80 0 LOD CPCITNC (CL) (pf) FIGUR 9. TYPICL PROPGTION DLY TIM vs SUPPLY VOLTG DYNMIC POWR DISSIPTION (PD) ( W) 6 5 3-6 8 6 8 INPUT FRQUNCY (f) (khz) FIGUR. TYPICL TRNSITION TIM vs LOD CPCI- TNC MINT TMPRTUR (T ) = +5 o C SUPPLY VOLTG () = 5V LOD CPCITNC (CL) = 50pF FIGUR. TYPICL DYNMIC POWR DISSIPTION vs FRQUNCY 6 8 = V CL = 5pF = 5V CL = 50pF = V CL = 50pF 6 8 6 8 3 FN336 Rev 0.00 Page 7 of

CD555MS, CD556MS INPUT INPUT tplh tphl tphl tplh ttlh tthl OUTPUT tthl ttlh OUTPUT fi = MHz, DUTY CYCL fi = MHz, DUTY CYCL FIGUR. CD555MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS FIGUR 3. CD556MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS tphl tplh INPUT tplh tphl INPUT OUTPUT OUTPUT tthl ttlh ttlh tthl fi = MHz, DUTY CYCL fi = MHz, DUTY CYCL FIGUR. CD555MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS FIGUR 5. CD556MS INPUT TO OUTPUT DYNMIC SIGNL WVFORMS pplications INPUTS SLCT DT /6 CD555MS /6 CD069MS OUTPUTS TRUTH TL SLCT INPUTS OUTPUTS 0 0 DT 0 0 0 0 0 DT 0 0 0 0 0 DT 0 0 0 0 DT FIGUR 6. OF LIN DT DMULTIPLXR USING CD555MS FN336 Rev 0.00 Page 8 of

CD555MS, CD556MS pplications (Continued) CD555MS TRUTH TL DCODR INPUTS C Q Q5 Q6 Q7 OUTPUTS INPUTS Q OUTPUTS C 0 3 5 6 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 /6 CD069MS OR QUIV FIGUR 7. OF 8 DCODR USING CD555MS CD555MS DCODR INPUTS Q Q5 Q6 Q7 C D / CD556MS Q8 Q9 0 OUTPUTS 3 5 FIGUR 8. OF 6 DCODR USING CD555MS ND CD556MS FN336 Rev 0.00 Page 9 of

CD555MS, CD556MS TRUTH TL INPUTS Q OUTPUTS D C 0 3 5 6 7 8 9 3 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X = Don t Care Chip Dimensions and Pad Layouts CD555MSH CD556MSH Dimensions in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (-3 inch). MTLLIZTION: Thickness: kå kå, L. PSSIVTION:.kÅ - 5.6kÅ, Silane OND PDS: 0.00 inches X 0.00 inches MIN DI THICKNSS: 0.098 inches - 0.08 inches FN336 Rev 0.00 Page of

CD555MS, CD556MS Copyright Intersil mericas LLC 999. ll Rights Reserved. ll trademarks and registered trademarks are the property of their respective owners. For additional products, see www.intersil.com/en/products.html Intersil products are manufactured, assembled and tested utilizing ISO900 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. ccordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com FN336 Rev 0.00 Page of