Characterization of Post-etch Residue Clean By Chemical Bonding Transformation Mapping

Similar documents
Figure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

Dry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm

Case Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis

Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide

Cu 2 O/g-C 3 N 4 nanocomposites: An insight into the band structure tuning and catalytic efficiencies

Evaluation of plasma strip induced substrate damage Keping Han 1, S. Luo 1, O. Escorcia 1, Carlo Waldfried 1 and Ivan Berry 1, a

Dainippon Screen Mfg. Co., Ltd , Takamiya, Hikone, Shiga , Japan. IMEC vzw, Kapeldreef 75, B-3001 Leuven, Belgium

Device Fabrication: Etch

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

Section 3: Etching. Jaeger Chapter 2 Reader

Three Approaches for Nanopatterning

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Südliche Stadtmauerstr. 15a Tel: D Erlangen Fax:

Hotwire-assisted Atomic Layer Deposition of Pure Metals and Metal Nitrides

Resonator Fabrication for Cavity Enhanced, Tunable Si/Ge Quantum Cascade Detectors

EE 527 MICROFABRICATION. Lecture 25 Tai-Chang Chen University of Washington

Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack

doi: /

LECTURE 5 SUMMARY OF KEY IDEAS

2D Materials for Gas Sensing

High efficiency silicon and perovskite-silicon solar cells for electricity generation

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

ETCHING Chapter 10. Mask. Photoresist

Supplementary Figure S1. AFM image and height profile of GO. (a) AFM image

Chapter 7 Plasma Basic

Christopher L. Borst Texas Instruments, Inc. Dallas, TX. William N. Gill Rensselaer Polytechnic Institute Troy, NY

J. Price, 1,2 Y. Q. An, 1 M. C. Downer 1 1 The university of Texas at Austin, Department of Physics, Austin, TX

Supplementary information

Metrology challenges in High volume ULK production Ulrich Mayer, Michael Hecker, Holm Geisler

JOHN G. EKERDT RESEARCH FOCUS

An account of our efforts towards air quality monitoring in epitaxial graphene on SiC

Lithography and Etching

Wet Clean Challenges for Various Applications

T: +44 (0) W:

Feature-level Compensation & Control. Process Integration September 15, A UC Discovery Project

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Graphene devices and integration: A primer on challenges

Patterning Challenges and Opportunities: Etch and Film

Fabrication Technology, Part I

Hydrophilization of Fluoropolymers and Silicones

III V Semiconductor Etching Process Quality Rather Than Quantity. Alan Webb. (formally of Plessey, GEC, Marconi, Bookham, Oclaro etc...

Wet and Dry Etching. Theory

Plasma Technology September 15, 2005 A UC Discovery Project

Accelerated Neutral Atom Beam (ANAB)

Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped

Novel Approach of Semiconductor BEOL Processes Integration

TCAD Modeling of Stress Impact on Performance and Reliability

Evaluation of the plasmaless gaseous etching process

Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors

Cleaning of Silicon-Containing Carbon Contamination

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Effects of PVA Brush Shape and Wafer Pattern on the Frictional Attributes of Post-CMP PVA Brush Scrubbing

Temperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting

Reactive Ion Etching (RIE)

Supporting information. Infrared Characterization of Interfacial Si-O Bond Formation on Silanized. Flat SiO 2 /Si Surfaces

Low temperature anodically grown silicon dioxide films for solar cell. Nicholas E. Grant

Surface and Interface Characterization of Polymer Films

Plasma-Surface Interactions in Patterning High-k k Dielectric Materials

Nanofabrication Lab Process Development for High-k Dielectrics

DISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE METAL-OXIDE-SEMICONDUCTOR (MOS) STRUCTURES

An interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Nanostrukturphysik (Nanostructure Physics)

CHAPTER 6: Etching. Chapter 6 1

PARTICLE ADHESION AND REMOVAL IN POST-CMP APPLICATIONS

Regents of the University of California

Surface analysis techniques

PHYSICAL AND CHEMICAL PROPERTIES OF ATMOSPHERIC PRESSURE PLASMA POLYMER FILMS

Chapter 2 On-wafer UV Sensor and Prediction of UV Irradiation Damage

CVD: General considerations.

Photolithography Overview 9/29/03 Brainerd/photoclass/ECE580/Overvie w/overview

Etching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity

Fabrication at the nanoscale for nanophotonics

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Etching: Basic Terminology

SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes

Chapter 7. Plasma Basics

Advances in Back-side Via Etching of SiC for GaN Device Applications

XPS & Scanning Auger Principles & Examples

Nova 600 NanoLab Dual beam Focused Ion Beam IITKanpur

Nanoparticle Devices. S. A. Campbell, ECE C. B. Carter, CEMS H. Jacobs, ECE J. Kakalios, Phys. U. Kortshagen, ME. Institute of Technology

Direct Measurement of Metallic Impurities in 20% Ammonium Hydroxide by 7700s/7900 ICP-MS

nmos IC Design Report Module: EEE 112

Lecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68

Plasma Deposition (Overview) Lecture 1

CVD growth of Graphene. SPE ACCE presentation Carter Kittrell James M. Tour group September 9 to 11, 2014

Lecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76

Pattern Transfer- photolithography

RESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON

Fiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White

A comparison of the defects introduced during plasma exposure in. high- and low-k dielectrics

Sensors and Metrology. Outline

SIMULATION OF POROUS LOW-k DIELECTRIC SEALING BY COMBINED He AND NH 3 PLASMA TREATMENT *

Marcus Klein, SURAGUS GmbH

Evaluating the Performance of c-c 4 F 8, c-c 5 F 8, and C 4 F 6 for Critical Dimension Dielectric Etching

Etching. Etching Terminology. Etching Considerations for ICs. Wet Etching. Reactive Ion Etching (plasma etching) Professor N Cheung, U.C.

XPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger

Transcription:

Characterization of Post-etch Residue Clean By Chemical Bonding Transformation Mapping Muthappan Asokan, Oliver Chyan*, Interfacial Electrochemistry and Materials Research Lab, University of North Texas Cheng-Hsien Wu +, Chih-Cheng Shih, Ting-Chang Chang, Departments of Physics, + Department of Materials and Optoelectronic Science, National Sun Yat-Sen University, Kaohsiung, Taiwan Present to SPCC-2018, *chyan@unt.edu

Objective: Utilize MIR-IR to optimize RIE etching and post RIE cleaning with minimum dielectric damages New MIR-IR Metrology Polymer residues Method for Wafer Characterization", U.S. Patent 9366601, 2016. ILD damages

Common Characterization Tools for ILD Nanostructure Physical Tools SEM: Decorated DHF Etch No Chemical Info TEM/EEL Labor intensive, Destructive. XPS : best for blanket wafer Atomic concentration % to assess F removal, take-off angle analyses to assess part of the side wall. Electrical Tools Hg Probe Non-contact, Contamination issues, For blanket wafer. MOS Structure Costly, Difficult locating sources of defects.

Ultra-clean Silicon Wafer Surface Preparation Front end (FEOL) Cleans MIR-R 4

Detect Trace organics (< ppb) Contamination in HF Solution Organics contamination MIR-IR Front end (FEOL) Cleans

MIR-IR : Apply to BEOL Processing Patterned ILD Wafer 6

MIR-IR is a Very Powerful Substantive Tool--- Isolate Low-k Film Stack only Spectra Oxide (50nm) Dense Low-k (50nm) Porous Low-k (300nm) Si sub ( ) Low-k Stack Si substrate Sample Spectrum Vs. Background Spectrum Low-k stack only Spectrum 7

Absorbance Chemical Bonding Transformation Map for Porous Low-k NanoStructure Carbon Doping a-ch 3 Low-k damage Residue removal Si-O cage Carbon Doping Si-O network Si-CH 3 (bend) Low-k Low-k Damage Si-CH 3 (rock Si-OH CH 2 O-SiH x SiH x Chyan, et al, ECS Solid State Lett., 3, N1 (2014) Wavenumber cm -1

0.02 0.04 0.06 0.08 0.10 0.12 0.14 Absorbance Identify Lowest Low-k Damage from four Strip Processes Four oxidative plasma strip processes screened by either adjusting process gases or by modulating chamber pressure for reduced O radical content Strip 1 Strip 2 Strip 3 Strip 4 Si-OH Strip process 1 induces minimal damage (lowest silanol) retaining maximal C-doping (highest CH 3 ) a-ch 3 Peak Heights (mabs) 130 125 120 115 110 Strip 1 Strip 2 Strip 3 Strip 4 Strip 1 Highest Carbon Dopping Lowest Water Sensitivity Si-OH 4000 3800 3600 3400 3200 3000 Wavenumber (cm -1 ) 2800 2600 2400

Identify Chemical Bonding Structure and Explore Cleaning Processes for Post-Etch Residues Patterned ILD Wafer 10

Absorbance (a.u.) Chemical Bonding Structure of Etch Residues 1x6nm 5x 28nm C=O FC=CF F 2 C=CF C=CF.... CF 3 t. Teflon (CF. 2 ). as (CF2 ) s CF. i 3 (CF 2 ) def (am). Polytetrafluoroethylene (Teflon) 2000 1600 1200 800 Wavenumber (cm -1 ) Mainly fluoropolymer backbone Significant branching/cross-linking Olefinic unsaturation (fluorinated) Carbonyl functional groups ECS Solid State Lett., 2, N11 (2013)

Monitor Wet Clean Efficiency on Post-etch Residue CF x, 1234 cm -1 CF x, 1234 cm -1 Post etch residues 1X Polymer

Evaluate Low-K Damages from Wet Clean Process Si-CH 3, 1278 cm -1 Si-CH 3, 1278 cm -1 Si-O-Si Si-O-Si Post etch residues Cleaning agent attacks ULK within 1 min of treatment. 1X Polymer

Quantitative Evaluation of Wet Clean Process Cleaning Efficiency Loss of Si-CH 3 Loss of ULK MIR-IR gives cleaning process evolution insights

Explore New Cleaning Processes for Post-Etch Residues Patterned ILD Wafer 15

UV-assisted Cleaning on Post-etch Residues No UV 10sec UV UV induced Polymer Residue Removal Hydrophobic No Wet Clean Hydrophilic Wet Clean workable UV UV How to access clean result?

MIR-IR can Assess UV Cleaning Process CF x =CF x Hydrophilic Wet Clean workable How effective? Low-k damages? Process evolution insights shorten R&D cycles 17

Super Critical Cleaning for Post-etch Residues (a) CF 4, CO 2 MUTHU: Search ther papers for a picture or scheme for SCC set up (3000 psi) H 2 O, H 2 O 2, Acetone (a) Reference: RSC Adv., 2017, 7, 11585 11590 (b) Reference: Appl. Phys. Lett. 104, 243508 (2014)

Comparison of three SCC-CO 2 Cleans (Differentials) SSC CO 2 SSC CO 2 + H 2 O SSC CO 2 + H 2 O + UV

Exploring new SCC-CF 4 Cleans (TEM Data) SSC-CF 4 + UV

Goal: Achieve better understanding of fundamental materials properties at the critical interfaces of practical applications. Group members: Muthappan Asokan Josh Caperton Issac Goutham, Kanwal JitSingh Alan M Myers Ian Brown Intel Intel TEL (now with SCREEN) 21

MIR-IR Applications in Advanced IC Fabrication FEOL, BEOL etching and cleaning, formulation development Monitor Post-etch residue removal & minimize Low-k damages Optimize Plasma Etch/Strip/Clean Process integration Monitor Low-k damages and optimize restoration process UV curing on porous Low-k dielectrics materials Evaluate TiN hard mask for Low-k pattern fabrication Flowable low-k dielectrics for gap filling in nanostructure Atomic Layer Deposition/Etching : provide critical interfacial chemical bonding info for better atomic layer control. PI: Oliver Chyan*, Chyan@unt.edu