A FAMILY OF THREE-LEVEL DC-DC CONVERTERS

Similar documents
Silicon Controlled Rectifiers UNIT-1

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.

Lecture -14: Chopper fed DC Drives

Secondary Rectifier For Buck-Derived Converters

L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter

Dual Current-Mode Control for Single-Switch Two-Output Switching Power Converters

Space Vector Modulation Applied to Three-Phase Three-Switch Two-Level Unidirectional PWM Rectifier

Three-Level Converters A New Approach for High Voltage and High Power DC-DC Conversions. Presented by Xinbo Ruan

Unified Control Strategy Covering CCM and DCM for a Synchronous Buck Converter

Analysis and design of a high-efficiency zero-voltage-switching step-up DC DC converter

Chapter 5: Discontinuous conduction mode. Introduction to Discontinuous Conduction Mode (DCM)

2.4 Cuk converter example

R.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#

Forward Converters Presented by Xinbo Ruan Aero-Power Sci-tech Center Nanjing University of Aeronautics & Astronautics

RC, RL and RLC circuits

Lab 10: RC, RL, and RLC Circuits

i L = VT L (16.34) 918a i D v OUT i L v C V - S 1 FIGURE A switched power supply circuit with diode and a switch.

The problem with linear regulators

Fundamentals of Power Electronics Second edition. Robert W. Erickson Dragan Maksimovic University of Colorado, Boulder

Chapter 2: Principles of steady-state converter analysis

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.

Novel High Step-Up DC-DC Converter with Coupled-Inductor and Voltage-Doubler Circuits

555 Timer. Digital Electronics

Homework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5

A Novel ZVS-ZCS Bidirectional DC-DC Converter For Fuel Cell And Battery Application

A novel phase-shift full-bridge converter with voltage-doubler and decoupling integrated magnetics in PV system

University of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers

CHAPTER 3 PSM BUCK DC-DC CONVERTER UNDER DISCONTINUOUS CONDUCTION MODE

INDEX. Transient analysis 1 Initial Conditions 1

Chapter 4 DC converter and DC switch

Timer 555. Digital Electronics

( ) ( ) if t = t. It must satisfy the identity. So, bulkiness of the unit impulse (hyper)function is equal to 1. The defining characteristic is

Università degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.

Loss Analysis of a 100kW PV Inverter

TWO-ELEMENT DC-DRIVEN SERIES LRC CIRCUITS

Determination of the Sampling Period Required for a Fast Dynamic Response of DC-Motors

Analysis and performance of novel and highly efficient electronic ballast operating at unity-power-factor

Chapter 8 The Complete Response of RL and RC Circuits

Multiphase transformer-coupled converter: two different strategies for energy conversion

dv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :

Experimental Buck Converter

NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor

8. Basic RL and RC Circuits

UNIVERSITY OF CALIFORNIA AT BERKELEY

CHAPTER 6: FIRST-ORDER CIRCUITS

ECE 2100 Circuit Analysis

ES 250 Practice Final Exam

Principle and Analysis of a Novel Linear Synchronous Motor with Half-Wave Rectified Self Excitation

Module 10 SCR. 2. To understand two Transistor Static and Transient Models. 3. To learn the SCR Turn-on and Turn-off methods

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17

Comparative study between two models of a linear oscillating tubular motor

Fully Soft-switched Bidirectional Resonant DC-DC Converter with A New CLLC Tank

AN603 APPLICATION NOTE

EECE251. Circuit Analysis I. Set 4: Capacitors, Inductors, and First-Order Linear Circuits

Chapter 5-4 Operational amplifier Department of Mechanical Engineering

Basic Circuit Elements Professor J R Lucas November 2001

A SiC-Based Converter as a Utility Interface for a Battery System

ECE 2100 Circuit Analysis

h[n] is the impulse response of the discrete-time system:

Isolated DC-DC Converter for Bidirectional Power Flow Controlling with Soft-Switching Feature and High Step-Up/Down Voltage Conversion

UNIT- III DC CHOPPERS

Chapter 7 Response of First-order RL and RC Circuits

Chapter 1 Fundamental Concepts

EECS 141: FALL 00 MIDTERM 2

Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

Switching Characteristics of Power Devices

Computer-Aided Analysis of Electronic Circuits Course Notes 3

CHAPTER 12 DIRECT CURRENT CIRCUITS

STATE PLANE ANALYSIS, AVERAGING,

EECE 301 Signals & Systems Prof. Mark Fowler

Electrical and current self-induction

Computation of the Effect of Space Harmonics on Starting Process of Induction Motors Using TSFEM

( ) = Q 0. ( ) R = R dq. ( t) = I t

A DELAY-DEPENDENT STABILITY CRITERIA FOR T-S FUZZY SYSTEM WITH TIME-DELAYS

Advanced Power Electronics For Automotive and Utility Applications

Research Article A High Voltage Ratio and Low Ripple Interleaved DC-DC Converter for Fuel Cell Applications

Non-isolated high step-up DC DC converter adopting auxiliary capacitor and coupled inductor

Research Article Modeling and Characteristics Analysis for a Buck-Boost Converter in Pseudo-Continuous Conduction Mode Based on Fractional Calculus

MC3x063A 1.5-A Peak Boost/Buck/Inverting Switching Regulators

Sliding Mode Controller for Unstable Systems

CHANGE IN THE RESISTANCE OF THE SEMICONDUCTOR IN THE VARIABLE DEFORMATION FIELD

LAB 5: Computer Simulation of RLC Circuit Response using PSpice

Linear Circuit Elements

Sub Module 2.6. Measurement of transient temperature

Inductor Energy Storage

Application Note AN Software release of SemiSel version 3.1. New semiconductor available. Temperature ripple at low inverter output frequencies

Chapter 10 INDUCTANCE Recommended Problems:

Dead-time Induced Oscillations in Inverter-fed Induction Motor Drives

LabQuest 24. Capacitors

SiC and GaN Power Transistors Switching Energy Evaluation in Hard and Soft Switching Conditions

Index Terms Current stress, Dual active bridge (DAB), Particle swarm optimization (PSO), Triple phase shift (TPS).

MATHEMATICAL MODELING OF THE TRACTOR-GRADER AGRICULTURAL SYSTEM CINEMATIC DURING LAND IMPROVING WORKS

Mechanical Fatigue and Load-Induced Aging of Loudspeaker Suspension. Wolfgang Klippel,

Chapter 4 AC Network Analysis

Speed Control of Brushless DC Motor Using Proportional Integral Controller

Efficiency Optimization of an Automotive Multi-Phase Bi-directional DC-DC Converter

Electrical Circuits. 1. Circuit Laws. Tools Used in Lab 13 Series Circuits Damped Vibrations: Energy Van der Pol Circuit

First Order RC and RL Transient Circuits

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

Transcription:

A FAMIY OF THREE-EVE DC-DC CONVERTERS Anonio José Beno Boion, Ivo Barbi Federal Universiy of Sana Caarina - UFSC, Power Elecronics Insiue - INEP PO box 5119, ZIP code 88040-970, Florianópolis, SC, BRAZI ajbboion@gmail.com, ivobarbi@inep.ufsc.br Absrac This paper presens he sudy of a non isolaed family of dc-dc hree-level converers generaed from a commuaion cell wih wo diodes, wo acive power swiches and one inducor. Wih he proposed commuaion cell, he basic dc-dc converer opologies, namely, Buck, Boos and Buck-Boos are obained. Principle of operaion, mahemaical analysis, and design example are included in he paper, along wih experimenal resuls aken from a laboraory prooype raed in 500 W and 50 khz. I is demonsraed ha he proposed converer family subjecs he acive power swiches o lower volage, in comparison wih he convenional dc-dc non isolaed converers, as prediced by analysis. B A C Keywords Non isolaed, dc-dc converers, hree-level. Fig. 1: Three-level commuaion cell. I. INTRODUCTION A family of converers presened in [1] has a basic cell similar o ha presened in his work, bu he componens in differen posiion makes he cell in [1] unable o provide volage reducion on he swich, resuling in differen operaion for he respecive converers. In order o reduce he volage swich sress of convenional dc-dc non isolaed converers many sudies have been developed abou hree-level opologies. A sudy of a boos hree-level opology is presened in [2]. A buck hree-level opology sudy is showed in [3]. A discussion abou hree-level dc-dc converers employing ohers opologies and modulaion echnics is presened in [4]. This work is presened in is enirey in [5]. The commuaion cell proposed o reduce he volage sress across he power acive swiches is presened in Fig. 1. Wih his commuaion cell and a proper modulaion, he power acive swiches are subjeced o lower volage when compared wih he convenional dc-dc non isolaed converers sudied in [6]. The basic non isolaed hree-level Buck, Boos and Buck- Boos opologies are generaed from he commuaion cell in Fig. 1 connecing properly he source and he load in A, B and C erminals. To command he swiches and in Fig. 1 was proposed he PWM modulaion wih cenered pulses as shown in Fig. 2. To make sure ha he pulses in Fig. 2 are cenered is necessary ha Δ 3 =Δ 4. From Fig. 2 are defined ha =Δ 1 /T, =Δ 2 /T and D 5 = Δ 5 /T. Is also defined ha α = / and 0 α<1. Then 0 1 and 0 <. From bellow definiions is obained (1) and (2). D 5 =1 (1) = α. (2) Δ 3 Δ 1 Δ 4 Δ 2 T Δ 5 0 1 2 3 4 Fig. 2: Cenered PWM pulses o command and. The Fig. 3 shows he relaionship among and parameers ploed from (2). In he nex secions are presened he non isolaed hreelevel opologies Buck, Boos an Buck-Boos o deal wih operaion sages, saic gain, curren inducor ripple and experimenal resuls. II. NON ISOATED DC-DC THREE-EVE BUCK CONVERTER A. Topology The non isolaed dc-dc hree-level Buck opology is shown in Fig. 4. Considering he opology in Fig. 4, he modulaion shown in Fig. 2 makes V S1 and V S2 lower levels han. 978-1-4799-0272-9/13/$31.00 2013 IEEE 115

D1 1 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 α = 0.2 α = 0.4 α = 0.6 α = 0.8 α =1 0 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 Fig. 3: Relaionship among and for each fixed α value. V D2 i V S1 V S2 V V D1 Sage 1 [ 0, 1 ] [Refer Fig. 5(a)]: A 0 he swich is urned on and i say in branch... The volage across is. This sage ends when swich is urned on a 1. Sage 2 [ 1, 2 ] [Refer Fig. 5(b)]: A 1 he swich is urned on and i increases linearly wih ( )/ rae. This sage ends when is urned off a 2. Sage 3 [ 2, 3 ] [Refer Fig. 5(c)]: A 2 he swich is urned off and i say in branch.. again. The volage across is like he sage 1. This sage ends when swich is urned off a 3. Sage 4 [ 3, 4 ] [Refer Fig. 5(d)]: A 3 he swich is urned off and boh swiches are off. The diode conducs and i decreases linearly wih / rae. The volage on he swich remains, so he volage a swich is equal o. This volage disribuion in he swiches depends on is drain-source off-resisance and is inrinsic drain-source capaciors. This sage ends when swich is urned on a 4 saring a new operaion period. C. Principal Waveforms The principal waveforms considering operaion on coninuous conducion mode (CCM) are shown in Fig. 6. In his figure is clear ha he maximum volage across each acive swich is always lower han inpu volage, ha is he highes volage involved in conversion. Fig. 4: Non isolaed dc-dc hree levels Buck opology converer. B. Operaion Sages The non isolaed dc-dc hree-level Buck converer has four operaion sages considering operaion in coninuous conducion mode (CCM) as shown in Fig. 5. -Vo i -Vo i Vo i v S1 - i S1 v S2 i S2 (a) (b) i i -Vo -Vo Vo Vo (c) i Fig. 5: Operaion sages in coninuous conducion mode (CCM). (d) 0V i 0 1 2 3 4 Fig. 6: Principal waveforms considering operaion on coninuous conducion mode (CCM). 116

D. Volage saic gain From mahemaical analysis, considering operaion on coninuous conducion mode (CCM), he volage saic gain is given by (3) as a funcion of and by (4) as a funcion of. q = α. = (3) α.( +1) q = α. = 1+.(α 1) (4) The volage saic gain on disconinuous conducion mode (DCM), is given by (5) as a funcion of. q = =1.(1 ) 2 2...f E. Inducor ripple From heoreical analysis considering operaion on coninuous conducion mode (CCM) he lowes ( ) and he highes ( ) curren levels on inducor is given by (6) and (7) respecively. (5) Fig. 7: Three-level Buck exernal characerisic. = = Where: - oad curren. f - Swiching frequency..(1 ) +1 2..f +.(1 ) +1 2..f (6) (7) F. Exernal Characerisic In order o plo he hree-level Buck exernal characerisic he load curren was parameerized as given by (8). Fig. 8: Volage waveform on swiches and. = 2...f (8) The Fig. 7 shows hree-level Buck exernal characerisic for α =1, α =0.8, α =0.6 and α =0.4. G. Experimenal resuls The specificaions for a prooype projec are presened in Tab. I. TABE I: Buck specificaions Parameer Value Uni 300 V 200 V P o 500 W f 50 khz α 0.7 Fig. 8 shows he volage waveform on swiches and. In Fig. 9 are shown he inpu volage and oupu volage waveform. Fig. 9: Inpu volage and oupu volage waveform. 117

III. NON ISOATED DC-DC THREE-EVE BOOST CONVERTER A. Topology The opology of non isolaed dc-dc hree-level Boos converer is shown in Fig. 10. V V D2 i V S2 V S1 V D1 Fig. 10: Non isolaed dc-dc hree-level Boos converer opology. across is like he sage 1. This sage ends when swich is urned off a 3. Sage 4 [ 3, 4 ] [Refer Fig. 11(d)]: A 3 he swich is urned off and boh swiches are off. The diode conducs and i decreases linearly wih ( )/ rae. The volage on he swich remains, so he volage a swich is equal o. This volage disribuion in he swiches depends on is drain-source off-resisance and is inrinsic drain-source capaciors. This sage ends when swich is urned on a 4 saring a new operaion period. C. Principal Waveforms The principal waveforms for operaion in coninuous conducion mode (CCM) are shown in Fig. 12. In his figure is clear ha he maximum volage across each acive swich is always lower han oupu volage, ha is he highes volage involved in conversion. i Considering he opology in Fig. 10, he modulaion shown in Fig. 2 makes V S1 and V S2 lower levels han. B. Operaion Sages Considering operaion on coninuous conducion mode (CCM), he non isolaed dc-dc hree-level Boos converer has four operaion sages as shown in Fig. 11. v S1 i S1 v S2 - i Vo- i Vo- i S2 (a) (b) i i i (c) Vo- i D 2 0V (d) Vo- Fig. 11: Operaion sages on coninuous conducion mode (CCM). 0 1 2 3 4 Fig. 12: Principal waveforms for operaion on coninuous conducion mode (CCM). Sage 1 [ 0, 1 ] [Refer Fig. 11(a)]: A 0 he swich is urned on and i say in branch... The volage across is. This sage ends when swich is urned on a 1. Sage 2 [ 1, 2 ] [Refer Fig. 11(b)]: A 1 he swich is urned on and i increases linearly wih / rae. This sage ends when is urned off a 2. Sage 3 [ 2, 3 ] [Refer Fig. 11(c)]: A 2 he swich is urned off and i say in branch.. again. The volage D. Volage saic gain From mahemaical analysis, considering operaion on coninuous conducion mode (CCM), he volage saic gain is given by (9) as a funcion of and by (10) as a funcion of. = α +.(α 1) (9) α 118

= 1+.(α 1) 1 (10) The volage saic gain on disconinuous conducion mode (DCM), is given by (11) as a funcion of. q = =1+.( ) 2 2...f (11) TABE II: Boos specificaions Parameer Value Uni 300 V 500 V P o 500 W f 50 khz α 0.77 E. Inducor ripple From heoreical analysis, considering operaion in coninuous conducion mode (CCM), he lowes and he highes curren levels on inducor is given by (12) and (13) respecively. = =. 1 2..f +. 1 2..f (12) (13) F. Exernal Characerisic In order o plo he hree-level Boos exernal characerisic he load curren was parameerized as given by (14). = 2...f (14) The Fig. 13 shows hree-level Boos exernal characerisic for α =1, α =0.8, α =0.6 and α =0.4. Fig. 14: Volage waveform on swiches and. Fig. 15: Inpu volage and oupu volage waveform. Fig. 13: Three-level Boos exernal characerisic. G. Experimenal resuls The specificaions for a prooype projec are presened in Tab. II. Fig. 14 shows he volage waveform on swiches and. In Fig. 15 are shown he inpu volage and oupu volage waveform. IV. NON ISOATED DC-DC THREE-EVE BUCK-BOOST CONVERTER A. Topology The opology of non isolaed dc-dc hree-level Buck-Boos converer is shown in Fig. 16. Considering he opology in Fig. 16, he modulaion shown in Fig. 2 makes V S1 and V S2 lower levels han +. B. Operaion Sages Considering operaion on coninuous conducion mode (CCM), he non isolaed dc-dc hree-level Buck-Boos converer has four operaion sages as shown in Fig. 17. 119

V S1 V S2 V D1 i V D2 V v S1 i i S1 Fig. 16: Non isolaed dc-dc hree-level Buck-Boos converer opology. v S2 i i + i S2 (a) (b) i i i (c) Fig. 17: Operaion sages on coninuous conducion mode (CCM). Sage 1 [ 0, 1 ] [Refer Fig. 17(a)]: A 0 he swich is urned on and i say in branch... The volage across is. This sage ends when swich is urned on a 1. Sage 2 [ 1, 2 ] [Refer Fig. 17(b)]: A 1 he swich is urned on and i increases linearly wih / rae. This sage ends when is urned off a 2. Sage 3 [ 2, 3 ] [Refer Fig. 17(c)]: A 2 he swich is urned off and i say in branch.. again. The volage across is like he sage 1. This sage ends when swich is urned off a 3. Sage 4 [ 3, 4 ] [Refer Fig. 17(d)]: A 3 he swich is urned off and boh swiches are off. The diode conducs and i decreases linearly wih / rae. The volage on he swich remains, so he volage a swich is equal o. This volage disribuion in he swiches depends on is drain-source off-resisance and is inrinsic drain-source capaciors. This sage ends when swich is urned on a 4 saring a new operaion period. C. Principal Waveforms The principal waveforms considering operaion on coninuous conducion mode (CCM) are shown in Fig. 18. In his figure is clear ha he maximum volage across each swich is always lower han he sum he inpu and oupu volage. D. Volage saic gain From mahemaical analysis, considering operaion on coninuous conducion mode (CCM), he volage saic gain is given by (15) as a funcion of and by (16) as a funcion of. 0V (d) i 0 1 2 3 4 Fig. 18: Principal waveforms for operaion on coninuous conducion mode (CCM). = α. α (15) = α. 1 (16) The volage saic gain on disconinuous conducion mode (DCM), is given by (17). q = =. R o 2..f = α.. R o 2..f (17) E. Inducor ripple From heoreical analysis, considering operaion on coninuous conducion mode (CCM) he lowes and he highes curren levels on inducor is given by (18) and (19) respecively. = =. 1 2..f +. 1 2..f (18) (19) 120

F. Exernal Characerisic In order o plo he hree-level Buck-Boos exernal characerisic he load resisor was parameerized as given by (20). R o R o = (20) 2..f The Fig. 19 shows hree-level Buck-Boos exernal characerisic for α =1, α =0.8, α =0.6 and α =0.4. Fig. 20: Volage waveform on swiches and. Fig. 19: Three-level Buck-Boos exernal characerisic. G. Experimenal resuls The specificaions for a prooype projec are presened in Tab. III. Fig. 21: Inpu volage and oupu volage waveform. TABE III: Buck-Boos specificaions Parameer Value Uni 300 V 300 V P o 500 W f 50 khz α 0.8 Fig. 20 shows he volage waveform on swiches and. In Fig. 21 is shown he inpu volage and oupu volage waveform. V. CONCUSION From he heoreical and experimenal sudies presened in he paper, we can draw he conclusions as follows. 1) The power semiconducor are subjeced o lower volages, in comparison wih he convenional wo level dc-dc converers; 2) In opposiion o he convenional converer, he new converer family has wo inpu variables, ha can be use no only o conrol he power ransferred o he load, bu also o improve saic and dynamic performance of he converers; 3) The operaion and he quaniaive analysis resuls have been validaed in he laboraory; 4) I is he auhor s opinion ha he proposed converer family is appropriae o subsiue he convenional non isolaed dc-dc converers in applicaions where he volages exceed he raed volage of commercial power swiches, in low and medium power. REFERENCES [1] C. A. Bissochi Jr., F. R. S. cenzi, V. J. Farias, J. B. eira Jr., and. C. Freias, Uma nova família de conversores eie, in Congresso Brasileiro de Auomáica, 2002, pp. 531 537. [2] K. swanahan, R. Orugani, and D. Srinivasan, A novel ri-sae boos converer wih fas dynamics, IEEE Transacions on Power Elecronics, vol. 17, no. 5, pp. 677 683, 2002. 121

[3] V. Yousefzadeh, E. Alarcon, and D. Maksimovic, Threelevel buck converer for envelope racking applicaions, IEEE Transacions on Power Elecronics, vol. 21, no. 2, pp. 549 552, 2006. [4] X. Ruan, B. i, Q. Chen, S.-C. Tan, and C. Tse, Fundamenal consideraions of hree-level dc-dc converers: Topologies, analyses, and conrol, IEEE Transacions on Circuis and Sysems I: Regular Papers, vol. 55, no. 11, pp. 3733 3743, 2008. [5] A. Boion, Conversores cc-cc básicos não isolados de rês níveis, Maser s hesis, Federal Universiy of Sana Caarina, 2005. [Online]. Available: hp://www.ivobarbi.com/pdf/disseracoes/2005anonio boion.pdf [6] I. Barbi and D. C. Marins, Conversores CC-CC básicos não isolados. Auhors ediion, 2000. 122