Fundamentals of Digital Design

Similar documents
Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

Sample Test Paper - I

Combinational Logic. By : Ali Mustafa

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

Gates and Flip-Flops

CPE100: Digital Logic Design I

Digital Logic (2) Boolean Algebra


COMBINATIONAL LOGIC FUNCTIONS

Lecture 10: Synchronous Sequential Circuits Design

Computer organization

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Logic. Combinational. inputs. outputs. the result. system can

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

DE58/DC58 LOGIC DESIGN DEC 2014

ECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part A Combinational Logic Building Blocks

Cs302 Quiz for MID TERM Exam Solved

BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO

Final Exam. ECE 25, Spring 2008 Thursday, June 12, Problem Points Score Total 90

ECE380 Digital Logic. Positional representation

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Menu. 7-Segment LED. Misc. 7-Segment LED MSI Components >MUX >Adders Memory Devices >D-FF, RAM, ROM Computer/Microprocessor >GCPU

DIGITAL LOGIC CIRCUITS

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Hakim Weatherspoon CS 3410 Computer Science Cornell University

Philadelphia University Student Name: Student Number:

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

UNIT 8A Computer Circuitry: Layers of Abstraction. Boolean Logic & Truth Tables

Mealy & Moore Machines

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

Chapter 7 Logic Circuits

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

Sequential vs. Combinational

Adders, subtractors comparators, multipliers and other ALU elements

Numbers and Arithmetic

Synchronous Sequential Logic

ECE 545 Digital System Design with VHDL Lecture 1A. Digital Logic Refresher Part A Combinational Logic Building Blocks

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

Lecture 2 Review on Digital Logic (Part 1)

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Lecture 8: Sequential Networks and Finite State Machines

Show that the dual of the exclusive-or is equal to its compliment. 7

Combinational Logic Design Combinational Functions and Circuits

CSC9R6 Computer Design. Practical Digital Logic

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture)

Written exam with solutions IE Digital Design Friday 21/

Digital Electronics Final Examination. Part A

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Philadelphia University Student Name: Student Number:

Adders, subtractors comparators, multipliers and other ALU elements

DIGITAL LOGIC CIRCUITS

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

We are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors

Lecture 3 Review on Digital Logic (Part 2)

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

Combinational Logic. Course Instructor Mohammed Abdul kader

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

Review for Final Exam

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh

Fundamentals of Computer Systems

Lecture 7: Logic design. Combinational logic circuits

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

ECE 341. Lecture # 3

Digital Logic Design. Midterm #2

A crash course in Digital Logic

CHW 261: Logic Design

Chapter 7 Sequential Logic

ELEN Electronique numérique

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

UNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS

Design of Sequential Circuits

Fundamentals of Computer Systems

ELCT201: DIGITAL LOGIC DESIGN

Adders allow computers to add numbers 2-bit ripple-carry adder

CHAPTER1: Digital Logic Circuits Combination Circuits

Save from: cs. Logic design 1 st Class أستاذ المادة: د. عماد

Time Allowed 3:00 hrs. April, pages

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Philadelphia University Faculty of Engineering

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits

ENEL Digital Circuit Design. Final Examination

The Design Procedure. Output Equation Determination - Derive output equations from the state table

Combinational Logic Design Arithmetic Functions and Circuits

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Transcription:

Fundamentals of Digital Design Digital Radiation Measurement and Spectroscopy NE/RHP 537 1

Binary Number System The binary numeral system, or base-2 number system, is a numeral system that represents numeric values using two symbols, 0 (Low) and 1 (High). 5 V TTL Logic Levels: Binary Decimal (unsigned) Decimal (signed) 0000 0 0 0001 1 1 0010 2 2 o Example: 1011 2 = (1 X 2 3 ) + (0 X 2 2 ) + (1 X 2 1 ) + (1 X 2 0 ) = 11 10 Signed and unsigned systems Two s Complement o Range: -(2 n-1 ) to +(2 n-1 1) o Example: Four bits 0011 3 3 0100 4 4 0101 5 5 0110 6 6 0111 7 7 1000 8-8 1001 9-7 1010 10-6 1011 11-5 1100 12-4 1101 13-3 1110 14-2 1111 15-1 2

Binary Number System Two s Complement (cont.) All negative numbers have a left-most bit (most significant bit) of one. Therefore, the most positive 4-bit number is 0111 (7) and the most negative is 1000 ( 8). The system is useful in simplifying the implementation of arithmetic on computer hardware. Hexadecimal Representation In mathematics and computer science, hexadecimal (also base-16 or hex) is a numeral system with a radix, or base, of 16. It uses sixteen distinct symbols, most often the symbols 0 9 to represent values zero to nine, and A, B, C, D, E, F (or a through f) to represent values ten to fifteen. Base 10: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Base 16 (Hex): 0 1 2 3 4 5 6 7 8 9 A B C D E F 3

Binary Number System Hexadecimal Representation (cont.) Example: Decimal (base 10): 3890 Binary (base 2): 1111 0011 0010 Hex (base 16): F32 Binary 0x1 + 1x2 + 0x4 + 0x8 + 1x16 + 1x32 + 0x64 + 0x128 + 1x256 + 1x512 + 1x1024 + 1x2048 = 3890 Hex 2x1 + 3x16 + 15x256 = 3890 4

Output is a function of, and only of, the present input. Inputs Outputs 5

Basic Gates AND NAND OR NOT NOR XOR XNOR 6

Gate: AND Boolean Algebra: A.B Symbol: Truth Table INPUT OUTPUT A B A AND B 0 0 0 0 1 0 1 0 0 1 1 1 7

Gate: OR Boolean Algebra: A+B Symbol: Truth Table INPUT OUTPUT A B A OR B 0 0 0 0 1 1 1 0 1 1 1 1 8

Gate: XOR (Exclusive OR) Boolean Algebra: Symbol: Truth Table INPUT OUTPUT A B A XOR B 0 0 0 0 1 1 1 0 1 1 1 0 9

Gate: NOT Truth Table Symbol: INPUT A OUTPUT NOT (A) 0 1 1 0 10

Timing diagrams 11

Timing diagrams Real gates have some delay: input to output delay Outputs don t change immediately after inputs change 12

Example: Half Adder Example: Half Adder 11 0111 (7) + 0110 (6) 1101 (13) Truth Table A B C S 0 0 0 0 0 1 0 1 1 0 0 1 1 1 1 0 13

Example: Full Adder Full Adder 1 1 0111 (7) + 0110 (6) 1101 (13) Truth Table Input Output A B C i C o S 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 14

Example: 4-bit Adder Adding N-bit Numbers 4-bit Ripple Carry Adder 15

Example: Multiplexer (MUX) In a MUX, the control inputs select which one of the data inputs is transmitted to the output 16

Sequential Logic Sequential logic is a type of logic circuit whose output depends not only on the present input but also on the history of the input. This is in contrast to Combinational Logic, whose output is a function of, and only of, the present input. In other words, sequential logic has Storage (memory) while combinational logic does not. 17

Sequential Logic Flip-Flops A flip-flop has two stable states and thereby is capable of serving as one bit of memory. D Flip-Flop Truth Table D Clock Q Clock D Q Q prev Rising edge 0 0 X Rising edge 1 1 X Non-Rising X constant 18

Sequential Logic Flip-Flop (Cont.) Setup and Hold Time Metastability The metastability in flip-flops can be avoided by ensuring that the data and control inputs are held valid and constant for specified periods before and after the clock pulse, called the setup time (t su ) and the hold time (t h ) respectively. 19

Sequential Logic State Machines A state machine is used to control a digital system that carries out a step-by-step procedure or algorithm. 20

Sequential Logic Finite State Machines b State Machine x SM consists of Set of states Ex: {off, on1, on2, on3} Set of Inputs, Set of outputs Ex: Inputs {b}, Outputs {x} Initial State Ex: Off Set of transitions Describes next state Ex: Has 5 transitions Set of actions Sets outputs while in states Ex: x=0, x=1, x=1, x=1 21

Sequential Logic Finite State Machines A state machine with N state variables requires N D-FF's and has 2 N possible states, where each state can be identified by the N-bit binary number formed by the state variables 22

Sequential Logic Finite State Machines Moore State Machine Outputs depend only on the present state Mealy State Machine (DO NOT USE IT!) Outputs depend on both the present state and the present inputs 23