Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

Similar documents
Lecture 9: Digital Electronics

Gates and Flip-Flops

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Boole Algebra and Logic Series

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Logic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR

Digital Electronics Final Examination. Part A

Digital Electronics. Part A

DIGITAL LOGIC CIRCUITS

Logic Gates and Boolean Algebra

Fundamentals of Digital Design

Chapter 5 Synchronous Sequential Logic

Chapter 2 Boolean Algebra and Logic Gates

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

Why digital? Overview. Number Systems. Binary to Decimal conversion

UNIT 8A Computer Circuitry: Layers of Abstraction. Boolean Logic & Truth Tables

Cs302 Quiz for MID TERM Exam Solved

Sample Test Paper - I

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Sequential Logic Circuits

EC-121 Digital Logic Design

ELCT201: DIGITAL LOGIC DESIGN


NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch

CMPE12 - Notes chapter 2. Digital Logic. (Textbook Chapters and 2.1)"

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

TYPICAL QUESTIONS & ANSWERS

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

Chapter 4. Sequential Logic Circuits

NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch

S.E. Sem. III [ETRX] Digital Circuit Design. t phl. Fig.: Input and output voltage waveforms to define propagation delay times.

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Show that the dual of the exclusive-or is equal to its compliment. 7

New Students Day Activity

74LS393 Dual 4-Bit Binary Counter

CHAPTER 7. Exercises 17/ / /2 2 0

Digital Integrated Circuits A Design Perspective

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Electronics. Overview. Introducction to Synthetic Biology

Vidyalankar. S.E. Sem. III [EXTC] Digital System Design. Q.1 Solve following : [20] Q.1(a) Explain the following decimals in gray code form

Implementation of Boolean Logic by Digital Circuits

Time Allowed 3:00 hrs. April, pages

Digital Electronics I

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

MC9211 Computer Organization

Chapter 2 Combinational Logic Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Combinational logic. Possible logic functions of two variables. Minimal set of functions. Cost of different logic functions.

Mealy & Moore Machines

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

LOGIC GATES A Y=A+B. Logic symbol of OR gate B The Boolean expression of OR gate is Y = A + B, read as Y equals A 'OR' B.

Chapter 2: Boolean Algebra and Logic Gates

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

Digital Electronic Meters

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Chapter 2. Review of Digital Systems Design

Chapter 2: Switching Algebra and Logic Circuits

GMU, ECE 680 Physical VLSI Design

9/18/2008 GMU, ECE 680 Physical VLSI Design

Digital Fundamentals

Lecture 17: Designing Sequential Systems Using Flip Flops

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Appendix A: Digital Logic. CPSC 352- Computer Organization

Digital Integrated Circuits A Design Perspective

Algebraic Methods for the Analysis and Synthesis

Contents. Chapter 2 Digital Circuits Page 1 of 30

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Synchronous Sequential Logic

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

CSC9R6 Computer Design. Practical Digital Logic

Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

Digital Circuits and Systems

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

74LS195 SN74LS195AD LOW POWER SCHOTTKY

Digital Integrated Circuits A Design Perspective

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Digital Fundamentals

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

PGT104 Digital Electronics. PGT104 Digital Electronics

Digital electronics form a class of circuitry where the ability of the electronics to process data is the primary focus.

Number Systems 1(Solutions for Vol 1_Classroom Practice Questions)

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Decoding A Counter. svbitec.wordpress.com 1

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Transcription:

P57/67 Lec9, P Digital Electronics Introduction: In electronics we can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit parameter of interest then we can define analog and digital in the following fashion: nalog: The voltage can take on a range of voltages, e.g. any value between 0. and 2 Volts. Digital: The voltage can have only two values, e.g. 0 or 5 Volts, or we can say the voltage is either on or off and not even give specific values for the voltage when the circuit is on or off. Digital circuits are useful when we don't need a continuous range of voltage or current. Some examples are: representing numbers, binary logic, counting circuits. Example: Representing numbers with components that are either ON () or OFF (0). Represent base 0 numbers using the binary system. 2 0 = 0 2 = x 2 + 0 x 2 0 0 0 = 00 2 = x 2 3 + 0 x 2 2 + x 2 + 0 x 2 0 Digital circuits use standard voltages (or currents) to denote ON (high, ) or OFF (low, 0). These standards are called "Logic Families" and there are several families. Two of the most popular families are: TTL (Transistor-Transistor-Logic): ON = 5 Volts, OFF = 0 Volts EL (Emitter-oupled-Logic): ON = - Volt, OFF = -.6 Volts For practical reasons both ON and OFF are given by a range of voltages or currents. lso ON for an input to a circuit might be a slightly different voltage than ON for an output to a circuit. description of several logic families is given in the table below: Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL 0 35 5 3.5 0.2 (7400) Low-power Schottky 9.0 33 2 3.5 0.2 (74LS00) Fast TTL 3.5 25 5.5 2.7 0.5 (74F00) MOS 25 @ 0 V 0 @ 0V 0.0 5-5 0 (7400) 50 @ 25 V 3.5 @ 5 V High-speed MOS 8.0 40 0.0 2-6 0. (74H00) EL 2 250 25-0.9 -.8 00k EL 0.75 500 40 -.0 -.7

dvantages of Digital: a) only deal with two voltage levels (either ON or OFF) b) voltages (or currents) are standardized c) do not deal with individual transistors... Disadvantages of Digital: a) too many "black" boxes b) need good power supplies, clocks etc. for circuits to work properly P57/67 Lec9, P2 Logic Gates: We want to make decisions based on digital information. For now consider the basic building blocks with one or two inputs and one output. The basic logic units (gates) are: ND, OR, NOT. These functions are defined by their truth tables. and stand for the inputs, Y is the output. 0 is a low input or output, a is a high input or output. ND OR NOT (inverter) Y Y Y invert symbol Y 0 0 0 0 0 0 0 = Y Y 0 0 0 0 0 + = Y Y 0 0 = Y V D 0 +V R D0 V V out +V V out D V D V out V V V out = +V if both diodes off V out = V or V if either V > 0.6 V, is on, V out ~ 0 = 0 if one or more diodes conduct V < 0.6 V, is off, V out = +V diodes conduct = 0 if both diodes are off

P57/67 Lec9, P3 oolean lgebra or the lgebra of 's and 0's ircuits consisting of logic gates are described by oolean algebra. little use of this algebra can go along way in helping simplify circuit design, e.g. minimize the number of components. The following theorems can be proved using a truth table and the definition of OR, ND, and NOT. See Simpson page 540 for more theorems. ) + =, + =, + 0 = 2) = 3) = 4) = () = () 5) ( + ) = + 6) = 0, 0 = 7) + =, = 0, = 8) = 9) + = 0) = + For the sake of clarity I have left the (ND symbol) out of some of the above theorems. Theorems 9) and 0) are also known as DeMorgan's Theorem. Example using oolean algebra: Prove: X + YZ = (X + Y)(X + Z) (X + Y)(X + Z) = XX + XZ + YX + YZ by 5) = X + X(Z + Y) + YZ by 2) and 5) = X(+ Z + Y) + YZ by 5) = X + YZ by ) Note: We could also have proven the above using a truth table. In this case there are 8 (2 3 ) possible combinations of X, Y, Z. For a large number of inputs using a truth table becomes unwieldy. For example, if we had 0 inputs then there would be 2 0 = 024 possible combinations to consider! Example: The Exclusive OR = XOR =. Output is high if inputs are different. Y 0 0 0 XOR 0 Y 0 0 + =Y

P57/67 Lec9, P4 How do we make an exclusive OR with ND, OR, and NOT gates? rute Force method: + an we simplify this circuit? simplify = use less parts Use logical theorems: = + = + + + 7) and ) = ( + ) + ( + ) 5) = () + () 0) = ( + )() 5) + (+)() This circuit uses only 3 parts (OR, NND, ND), but each of them is different! Usually there are many ways to synthesize the same function (circuit). Must decide if you want to minimize: number of components types of components number of connections power consumption For example we can make an XOR using only 4 NND gates:

P57/67 Lec9, P5 Final example: Suppose you have a light controlled by 3 switches. You want the light to be on if any one of the 3 switches is on or if all 3 switches are on. Light 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 = ON 0 = OFF L L = + + + = ( + ) + ( + ) = ( + )( + ) + ( ) = + ( ) = + + ( ) = + ( ) = ( ) Flip-Flops: asic counting unit in computer: counters shift registers memory ircuit whose output depends on the history of its inputs. an make a flip-flop with just 2 transistors (or 2 vacuum tubes 99!). Lots of different types of flip-flops (e.g. RS, JK, T, D). Example: RS flip-flop or Reset-Set flip flop Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse, all inputs and outputs are logic levels (e.g. TTL, EL). an make an RSFF out of NOR gates: R S

P57/67 Lec9, P6 R S n+ 0 0 n 0 0 0 undefined R S n is the present state of the FF. n+ will be the output after the clock enables the FF to look at its inputs (R and S). Many FF change state ( n Æ n+ ) on the trailing edge of the clock. Note: The state with R = S = is undefined. The output is not predictable! Example: JK flip-flop JKFF is like the RSFF except that both inputs (J and K) can be high (). J K 0 0 0 0 0 n+ n n J K Most JKFF's have a connection for forcing = 0 (clear) or forcing = (preset) Example: ounter made from two JK flip-flops. This circuit counts from 0 2 3 0 2 3 0... is the lowest order bit, 2 is the higher order bit The output is a binary number = 2. The o s on the clock means that the output transition occurs on the trailing edge of the clock pulse. High input J o High 2 J output2 K K o output

Output of circuit is most conveniently displayed using a timing diagram: P57/67 Lec9, P7 Input Output 0 0 high = low = 0 Output2 2 0 0 Time Flip-Flops are a class of circuits called "multivibrators" Multivibrators are circuits with one or more stable states. There are 3 common varieties of multivibrators: ) Monostable multivibrators (one shot) have one stable state. If the circuit is forced out of its stable state (by e.g. an input pulse) it eventually returns back to the stable state by itself. 2) istable multivibrators have two stable states. Transitions between the states occur only by an external action (e.g. voltage pulse for flip-flops). Transition voltages can be different for the two states (e.g. Schmitt trigger). 3) stable multivibrators are two state devices which switch on their own accord. ommonly used as oscillators. Example: istable Multivibrator. This circuit has two stable states. When either transistor conducts there is 4 m flowing (by design) in the collector (I or I 2 ) State : transistor off, transistor 2 on V ª V, V ª 2 V, V E ª 4 V V 2 ª 4 V, V 2 ª 5.5 V, V E2 ª 4 V note: T 2 is saturated (V E ª 0) Transition from state to state 2: Input pulse forces T to conduct, T conducting means that V drops. V causes V 2 to drop to the point where T 2 is not conducting. State 2: transistor on, transistor 2 off V ª 4 V, V ª 5.5 V, V E ª 4 V note: T is saturated (V E ª 0) V 2 ª V, V 2 ª 2 V, V E2 ª 4 V

P57/67 Lec9, P8 2 V 2 k 2 k output T 4 k 4 k 4 k 4 k 2 T input k input -3 V time.2 V V 4. V time