Fig. 2.0: SPICE Loop Gain Test

Similar documents
Bipolar Emitter-Follower: Riso w/dual Feedback

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

ECE3050 Assignment 7

Application Report. Mixed Signal Products SLOA021

Operational Amplifiers

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

Homework Assignment 08

The Approximating Impedance

Operational amplifiers (Op amps)

ESE319 Introduction to Microelectronics. Feedback Basics

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

ECE2210 Final given: Fall 13

D is the voltage difference = (V + - V - ).

Section 1: Common Emitter CE Amplifier Design

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

Time Varying Circuit Analysis

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Steady State Frequency Response Using Bode Plots

Chapter 10 Feedback. PART C: Stability and Compensation

ESE319 Introduction to Microelectronics. Feedback Basics

Frequency Dependent Aspects of Op-amps

Chapter 9: Controller design

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Laboratory III: Operational Amplifiers

Prof. Shayla Sawyer CP08 solution

Homework Assignment 11

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

FEEDBACK AND STABILITY

Miller Pole Splitting and Zero

6.302 Feedback Systems

55:041 Electronic Circuits The University of Iowa Fall Exam 2

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

55:041 Electronic Circuits The University of Iowa Fall Final Exam

A single-formula approach for designing positive summing amplifiers. By Max Bernhardt, Lange Sales

ECE2210 Final given: Spring 08

Four Voltage References, an ADC and MSP430

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Feedback design for the Buck Converter

Lab #4 Capacitors and Inductors. Capacitor Transient and Steady State Response

H(s) = 2(s+10)(s+100) (s+1)(s+1000)

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

Refinements to Incremental Transistor Model

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

EE1-01 IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2013 ANALYSIS OF CIRCUITS. Tuesday, 28 May 10:00 am

( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

Mechatronics II Laboratory EXPERIMENT #1: FORCE AND TORQUE SENSORS DC Motor Characteristics Dynamometer, Part I

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Guest Lectures for Dr. MacFarlane s EE3350

ECE Analog Integrated Circuit Design - II P.E. Allen

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences


Yet More On Decoupling, Part 5 When Harry Regulator Met Sally Op-Amp Kendall Castor-Perry

EE221 Circuits II. Chapter 14 Frequency Response

Figure Circuit for Question 1. Figure Circuit for Question 2

University of Toronto. Final Exam

EE221 Circuits II. Chapter 14 Frequency Response

Feedback Transimpedance & Current Amplifiers

EE247 Analog-Digital Interface Integrated Circuits

PURPOSE: See suggested breadboard configuration on following page!

EE40 Homework #6. Due Oct 15 (Thursday), 12:00 noon in Cory 240

15EE103L ELECTRIC CIRCUITS LAB RECORD

Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

REACTANCE. By: Enzo Paterno Date: 03/2013

ECE 6412, Spring Final Exam Page 1

E08 Gyroscope Drive Design

PHYS225 Lecture 9. Electronic Circuits

Chapter 8: Converter Transfer Functions

Homework Assignment 09

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Lab 10: DC RC circuits

Microwave Oscillators Design

EE100Su08 Lecture #9 (July 16 th 2008)

CE/CS Amplifier Response at High Frequencies

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation

Frequency Response part 2 (I&N Chap 12)

E40M Review - Part 1

Amplifiers, Source followers & Cascodes

Chapter 6 Frequency response of circuits. Stability

Modeling Skin Effect in Inductors

Transcription:

Operational Amplifier Stability Part 2 of 15: Op Amp Networks, SPICE Analysis by Tim Green Strategic Development Engineer, BurrBrown Products from Texas Instruments Incorporated Part 2 of this series focuses on analyzing op amp circuits for stability with a special emphasis on two common op amp networks. It is important first to perform 1 st order analysis (hand analysis using mostly the thing between your ears) before moving on to SPICE simulation. Remember that GIGO (garbageingarbageout) can result from circuit simulation programs if you do not know what you are looking for before simulation. The SPICE loop gain test technique will be presented, which allows easy Bode plotting of curves, 1/β curves, and loop gain curves. Also, an easytobuild ac SPICE model will be presented which allows for any op amp circuit to be quickly analyzed for ac stability. Within this entire series we will be analyzing op amp circuits and presenting results using a versatile SPICE simulation software called "TINA." At http://www.designsoftware.com various versions of it can be previewed. Although some of the SPICE tricks presented are specific to Tina you will probably find that other SPICE simulators you use may also benefit from these shortcuts. SPICE Loop Gain Test The SPICE loop gain test is detailed in Fig. 2.0. LT provides a closedloop circuit for dc since every ac SPICE analysis requires a dc SPICE analysis. During an ac SPICE analysis, as frequency increases, CT becomes a short and LT becomes an open and with one SPICE run all information for ac stability can be obtained. Op amp, loop gain, and 1/β magnitude and phase plots are easily obtained from SPICE postprocessing by using the equations detailed in Fig. 2.0. Although there are other techniques applicable to "break the loop" for an ac analysis in SPICE, the technique shown in Fig. 2.0 has proven to be the least errorprone and least subject to mathematical nuances inside of SPICE. Op Amp Gain = db[vm(2) / VM(1)] Op Amp Phase = [VP(2) VP(1)] Loop Gain = db[vm(3) / VM(2)] Loop Gain Phase = [VP(3) VP(2)] 1/β = db[vm(3) / VM(1)] 1/β Phase = VP(3) VP(1) Fig. 2.0: SPICE Loop Gain Test

Op Amp Networks and 1/β Two common op amp networks, ZI and ZF, are shown in Fig. 2.1. We will perform a 1 st order analysis on each of these networks, independently, and then use Tina SPICE to simulate the op amp circuit and check if our predicted results agree! The key to our 1 st order analysis will be to use our intuitive component models from Part 1 of this series and a little intuition. ZI INPUT Network ZF FEEDBACK Network Rn Cn Cp Rp RI RF + V OUT V IN + Fig. 2.1: Two Common Op Amp Networks: ZI & ZF Op Amp Network ZF Let s perform our 1 st order analysis for the ZF network, which is a feedback network in the circuit. Cp is open at low frequency and 1/β becomes simply RF/RI (Fig.2). At high frequencies Cp is a short and 1/β becomes (Rp//RF)/RI. However, when Cp is a short Rp<<RF and Rp dominates the feedback resistance and we approximate the hf gain to be Rp/RI. Note there is a reactive element in the feedback path, a capacitor, and there has to be poles and/or zeros somewhere in the transfer function. At the frequency where the magnitude of Cp matches that of the parallel impedance with it (dominated by RF) we anticipate a pole in the 1/β plot. Feedback resistance will be getting smaller and therefore V OUT must start to reduce. At the frequency where the magnitude of Cp matches that of the impedance in series with it, Rp, we expect a zero since as Cp approaches a short the net feedback resistance can become no smaller and V OUT must flatten out as frequency increases. By our 1 st order analysis where a pole and zero exists as well as the lowfrequency and highfrequency 1/β.

1/β Low Frequency = RF/RI = 100 40dB Cp = Open at Low Frequency 1/β High Frequency = (Rp//RF)/RI 10 20dB Cp = Short at High Frequency Pole in 1/β when Magnitude of X Cp = RF Magnitude X Cp = 1/(2 П f Cp) fp = 1/(2 П RF Cp) = 1kHz Zero in 1/β when Magnitude of X Cp = Rp fz = 1/(2 П Rp Cp) = 10kHz Fig. 2.2: 1/β 1 st Order Analysis for ZF To check our 1 st order analysis our ZF circuit was built in Tina SPICE as shown in Fig. 2.3. V IN is set for a dc value of 0 V and an ac Source option is selected, with the ac amplitude set to 1. Our ac analysis is set up to run from 10 Hz to 10 MHz with 100 points of data, and amplitude & phase data requested to be saved for postprocessing purposes. To perform our SPICE loop gain test we use L1, C1 and V IN with convenient voltage probes placed at N1, N2, and N3. By inspection of this circuit we see = N2/N1 and 1/β = N3/N1. Cp 1.59nF Rp 10k RF 100k RI 1k = N2/N1 1/Beta = N3/N1 N1 U1 OPA364 V2 2.5V N2 L1 1GH V1 2.5V C1 1GF N3 RL 100k VIN + Fig. 2.3: Tina SPICE Circuit For ZF Analysis

The "Default Results" of our Tina SPICE simulation are displayed in Fig. 2.4. Not too valuable yet as we are interested in the 1/β plot for ZF and the op amp Curve. T 77.04 N2 Gain (db) 18.48 N3 N1 40.09 10.00 10.00k 10.00M 144.91 Phase [deg] 64.59 15.73 10.00 10.00k 10.00M Fig. 2.4: Tina SPICE Default Results for ZF Analysis So, to obtain the desired plots we perform "Postprocessing" as shown in Fig. 2.5. The userdefined function,, has been assigned the math equation N2/N1 (for our plot) and Beta1 (so named as 1/β is not an accepted name in Tina SPICE) assigned the math equation N3/N1 (for our 1/β plot). T 117.13 Gain (db) 38.52 Beta1 40.09 10.00 10.00k 10.00M 144.91 Phase [deg] 45.00 54.91 10.00 10.00k 10.00M Fig. 2.5: Tina SPICE Post Processing Math For ZF Analysis Now we have generated the math results for and Beta1 (Fig. 2.6). We can clean up our resultant plot window by rightclicking on each waveform we no longer need (ie N1, N2, N3) in both the magnitude and phase plots and deleting these unneeded waveforms. After this cleanup, rightclick on the yaxis for each plot and select "Default Ranges." All looks good now EXCEPT our plots are not in familiar and useful scales that make it easy to see 20dB/decade slopes in magnitude and 45 /decade slopes in phase.

T 117.13 Voltage (V) Beta1 3.09 10.00 10.00k 10.00M 90.00 Voltage (V) Beta1 54.91 10.00 10.00k 10.00M Fig. 2.6: Tina SPICE Default Scaling: Postprocessing Math For ZF Analysis There is a "frequency rescale" trick (Fig. 2.7) which will allow us to conveniently get the best decade resolution of frequency. Rightclick on the xaxis and select "Properties." A "Set Axis" window will appear. The secret to selecting the right number of "Ticks" for scaling is to add 1 to the number of decades plotted. For 10 Hz 10 MHz. Now our axes looks like a familiar semilog plot. Right click on XAxis. Select Properties # Ticks = # Decades + 1 i.e. 10Hz10MHz 6 decades # Ticks = 6 + 1 = 7 T 117.13 Gain (db) 38.52 Beta1 40.09 10 100 1k 10k 100k 1M 10M Fig. 2.7: Tina SPICE Frequency Rescale For ZF Analysis

Now we wish to rescale the yaxis on the magnitude plot to a more familiar 20 db/division. Our "Gain ReScale" trick is (Fig. 2.8) to rightclick on the yaxis and select "Properties" and a window will appear. The secret to selecting the right number of "Ticks" for scaling is to first set the "lower limit" to the nearest even increment of 20 db less than the default lower limit shown. Now set the "upper limit" to the nearest even increment of 20 db more than the default upper limit shown. Subtract the new upper limit from the new lower limit and divide the result by 20. To this number add 1 and we have calculated the correct number of ticks to set to get a familiar yaxis scaling of 20 db/division. Right click on YAxis again and select Properties Lower Limit = Nearest 20dB < Min Gain (i.e. 20dB < Min Gain) Upper Limit = Nearest 20dB > Max Gain (i.e 120dB > Max Gain) # Ticks = [Upper Limit Lower Limit]/20 + 1 # Ticks = [120 (20)]/20 + 1 = 8 T 120 100 80 Voltage (V) 60 40 Beta1 20 0 20 10 100 1k 10k 100k 1M 10M Fig. 2.8: Tina SPICE Gain Rescale For ZF Analysis Also, for ease of reading the phase plot, we will rescale the yaxis to a more familiar 45 /division. Our phase rescale trick (Fig. 2.9) is to rightclick on the yaxis and select "Properties" and a window will appear. The secret to selecting the right number of "Ticks" for scaling is to first set the "lower limit" to the nearest even increment of 45 less than the default lower limit shown. Now set the "upper limit" to the nearest even increment of 45 more than the default upper limit shown. Subtract the new upper limit from the new lower limit and divide the result by 45. To this number add 1 and we have calculated the correct number of ticks to set to get a familiar yaxis scaling of 45 /division.

Right click on YAxis again and select Properties Lower Limit = Nearest 45 degrees < Min Phase (i.e. 90 degrees < Min Phase) Upper Limit = Nearest 45 degrees > Max Phase (i.e +180 degrees > Max Phase) # Ticks = [Upper Limit Lower Limit]/45 + 1 # Ticks = [90 (90)]/45 + 1 = 5 Fig. 2.9: Tina SPICE Phase Rescale For ZF Analysis T 120.00 a b 100.00 Purple = 1 st Order Analysis 80.00 Gain (db) 60.00 40.00 Lo f = 40dB 1/Beta fp = 1kHz fz = 10kHz 20.00 Hi f = 20dB 0.00 A:(926.35; 77.79) B:(9.05k; 57.99) beta1 A:(926.35; 37.04) B:(9.05k; 23.08) 20.00 10 100 1k 10k 100k 1M 10M Fig. 2.10: Tina SPICE OptimallyScaled Results For ZF Analysis In our optimallyscaled Tina SPICE simulation results (Fig. 2.10) the purple colored text denotes our 1 st order analysis predictions. The cursors are set for an exact amplitude difference of 3 db from the lowfrequency 1/β and +3 db from the highfrequency 1/β. The predictions and results are not exact but are certainly more than acceptable for powerful and intuitive ac stability analysis.

Op Amp Network ZI Let s perform our 1 st order analysis for the ZI network (Fig. 2.11) which is an input network in the circuit. Cn is open at low frequency and 1/β becomes RF/RI. At high frequencies Cn is a short and 1/β becomes RF/(RI//Rn). However, when Cn is a short Rn<<RI and Rn should dominate the input resistance and so we approximate high frequency gain to be RF/Rn. There is a reactive element in the input path, a capacitor, and we know there has to be poles and/or zeros somewhere in the transfer function. At the frequency where the magnitude of Cn matches that of the parallel impedance with it (dominated here by RI) we anticipate a zero in the 1/β plot. Input resistance will be getting smaller and therefore V OUT must start to increase. At the frequency where the magnitude of Cn matches that of the impedance in series with it, Rn, we expect a pole since as Cn approaches a short the net input resistance can become no smaller and V OUT must flatten out as frequency increases. So we have predicted by our 1 st order analysis where a pole and zero exist, and low and highfrequency 1/β. 1/β Low Frequency = RF/RI = 10 20dB Cn = Open at Low Frequency 1/β High Frequency = RF/(RI//Rn) 100 40dB Cn = Short at High Frequency Zero in 1/β when Magnitude of X Cn = RI Magnitude X Cn = 1/(2 П f Cn) fz = 1/(2 П RI Cn) = 1kHz Pole in 1/β when Magnitude of X Cn = Rn fp = 1/(2 П Rn Cn) = 10kHz Fig. 2.11: 1/β 1st Order Analysis For ZI To check our 1 st order analysis our circuit for ZI analysis was built in Tina SPICE (Fig. 2.12). V IN is set for a dc value of 0 V and an ac source option is selected with the ac amplitude set to 1. Our ac analysis is set to run from 10 Hz to 10 MHz with 100 points of data and amplitude & phase data requested to be saved for Postprocessing purposes. To perform our SPICE loop gain test we use L1, C1 and V IN with convenient voltage probes placed at N1, N2, and N3. By inspection of this circuit we see = N2/N1 and 1/β = N3/N1.

RF 100k Cp 15.9n Rp 1k RI 10k = N2/N1 1/Beta = N3/N1 N1 U1 OPA364 V2 2.5 V1 2.5 N2 L1 1G C1 1u + N3 RL 100k VIN Fig. 2.12: Tina SPICE Circuit For ZI Analysis In our optimallyscaled Tina SPICE simulation results (Fig. 2.13) the purple colored text denotes our 1 st order analysis predictions. The cursors are set for an exact amplitude difference of +3dB from the lowfrequency 1/β and 3dB from the highfrequency 1/β. The predictions and results are not exact but certainly more than acceptable for powerful and intuitive ac stability analysis. T 120.00 100.00 a b A:(1.02k; 76.98) B:(9.92k; 57.2) Beta1 A:(1.02k; 23.91) B:(9.92k; 37.9) 80.00 Purple = 1 st Order Analysis Gain (db) 60.00 40.00 fp = 10kHz Hi f = 40dB 1/Beta 20.00 Lo f = 20dB fz = 1kHz 0.00 20.00 10 100 1k 10k 100k 1M 10M Fig. 2.13: Tina SPICE OptimallyScaled Results For ZI Analysis

Simple Op Amp Ac SPICE Model As we have seen, SPICE can be a powerful tool to check our 1 st order analysis. However, for ac stability analysis it requires that we have an op amp model to build our circuit with. Perhaps we do not have a SPICE model available but do have the data sheet for the op amp being used. For this example we will pretend we do not have an op amp model for the OPA364, a singlesupply, RRIO, CMOS op amp but we have the openloop gain/phase plot from the data sheet (Fig. 2.14). A common characteristic of CMOS op amps is exhibited: that the lowfrequency openloop gain is load dependent (the default 10 kω load is shown as well as a 100kΩ load). From the phase portion of the plot we use our log scaling technique (see Part 1) to determine that at 45 the frequency is 29 Hz. The unitygain bandwidth of the OPA364 is 7.4 MHz. We first develop a simple op amp ac SPICE model using a twopole approach with the second pole, fp1, set at the frequency where the phase dips to 135. Fig. 2.14: Simple Op Amp Model: OPA364 Data Sheet Curve VIN Simple AC SPICE Model OPA364 RIN 100M +in in X110dB VCV1 fp0 29Hz Pole R1 1k VCV2 R2 1k VCV3 RO 160 C1 5.49uF X1 fp1 25MHz Pole C2 6.37pF = VOA / VM x1 + CT 1GF LT 1GH VOA VOUT R1 1k VM RF 100k Fig. 2.15: Simple Op Amp Ac SPICE Model For The OPA364

The key frequency components (Fig. 2.15) are the elements used to form fp0 and fp1. Note that the voltagecontrolled voltage sources, VCV1, VCV2, and VCV,3 provide perfect buffering between our frequency elements and prevent them from interacting with, or loading, down one another. The other important element is RO, the op amp's ac, smallsignal, openloop output impedance. We will study this in detail in Part 3 of this series, discussing how to obtain RO from either the manufacturer s data sheet or by measurement. Here we will assign a value of 160 Ω to RO for this OPA364 ac model which will run very quickly in SPICE. If our main concern is a good stable design then this will be about all we need. We also show our use of SPICE loop gain testing (Fig. 2.15, again) with LT, CT and V IN with voltage probes placed at VM, VOA, and V OUT. By circuit inspection, = VOA/VM. T 120.00 a 100.00 80.00 60.00 40.00 20.00 0.00 20.00 40.00 10 100 1k 10k 100k 1M 10M 100M 180.00 135.00 : : A:(8.68M; 28.77m) A:(8.68M; 70.82) 90.00 45.00 0.00 10 100 1k 10k 100k 1M 10M 100M Fig. 2.16: Simple Op Amp Model: Ac SPICE Results Our optimallyscaled Tina SPICE simulation (Fig. 2.16) shows phase results in SPICE start at 180 and go down to 0. Typical data sheet curves show phase starting at 0 and going down to 180. This is because most of these plots are viewed from passing a signal through the noninverting input of the op amp to the output. The postprocessing math performed by SPICE to yield our desired results ends up with a 180 phase factor since we are computing VOA (voltage out of the op amp) divided by VM (the inverting input of the op amp which implies a 1 factor or 180 phase shift). To view this in direct comparison with the data sheet subtract 180 from each value on the yaxis. In the phase plot above we see a 70.82 reading at the unitygain bandwidth frequency of 8.68 MHz which would equate to 109.18 degrees (70.82 180) on a data sheet openloop gain/phase plot. This looks close to the phase shift on the data sheet plot at fbw = 7.4 MHz (Fig. 2.14). If we wanted our model to exactly match fbw = 7.4Mhz we could reduce the low frequency amplitude slightly.

Detailed Op Amp Ac SPICE Model If we want to duplicate the highfrequency phase effects of the OPA364 we can create a detailed op amp SPICE model. On the data sheet openloop gain/phase plot (Fig. 2.17) we draw phase slopes in everincreasing multiples of 45 /decade. This information will allow us to compute where we want to place higher order poles to get the shown response. RL=10k 135 45 o /dec 90 o /dec 135 o /dec +180 +135 +90 +45 0 45 90 135 45 90 135 180 225 315 Fig. 2.17: Detailed Op Amp Model: OPA364 Data Sheet Curve 180 0.1 1.0 10 100 1K 10K 100K 1M 10M 100M 0 270 fp0 Individual Poles Plotted Graphically Net Result: Sum Individual Poles Algebraically 360 0.1 1.0 10 100 1K 10K 100K 1M 10M 100M fp1 180 o /dec Fig. 2.18: Detailed Op Amp Model: Graphing Phase Response ftp3

From Fig. 2.17 we can transfer the phase slope information into components which can create such a response. In Fig. 2.18 we place fp0 at the frequency where the phase is 45 on the data sheet plot in Fig.2.17. We place fp1 place at the frequency where openloop phase is 135. From Fig. 2.17 we observe that starting at 20 MHz there must be a 180 /decade slope. 45 /decade of this will come from fp1. Therefore, since a pole has phase impact a decade in frequency below and a decade in frequency above its actual location we know a decade above 20 MHz we must have 3 additional poles to get the desired slope. Graphically this is shown above as ftp3 (triple pole at fp3). The slope starting at 20 MHz must be 45 /decade and a decade away we will find the actual location of ftp3 (200 MHz). This graphical technique allows us an easy way to synthesize the desired phase response and also plot the resultant summation of each pole and/or zero. The detailed op amp ac SPICE model adds 3 more highfrequency poles to match the data sheet openloop gain/phase plot (Fig. 2.19). VIN Detailed AC SPICE Model OPA364 = VOA / VM + RIN 100M +in in X110dB VCV1 fp0 29Hz Pole R1 1k VCV2 R2 1k VCV3 RO 160 C1 5.49uF ftp3a 200MHz Pole X1 fp1 25MHz Pole C2 6.37pF ftp3b 200MHz Pole x1 ftp3c 200MHz Pole VCV7 + + X1 CT 1GF LT 1GH VOA VOUT R3 1k VCV5 R4 1k VCV6 R5 1k C3 796fF X1 C4 796fF X1 C5 796fF R1 1k VM RF 100k Fig. 2.19: Detailed Op Amp Model: Ac SPICE Model Our optimallyscaled Tina SPICE simulation results for the detailed op amp ac SPICE model are shown in Fig. 2.20. A close look at these results versus those of the data sheet openloop gain/phase plot reveals a very accurate replication created in our detailed op amp ac SPICE model. For most op amp stability analyses the simple op amp ac SPICE model will suffice. However, for cases where performance and bandwidth are being pushed as wide as possible we have a way to rather accurately model the highfrequency phase shifts of the op amp.

T 120 b a 100 80 60 40 20 0 20 40 10 100 1k 10k 100k 1M 10M 100M 180 135 : A:(40.57M; 19.06) B:(7.27M; 1.64) : A:(40.57M; 2.8) B:(7.27M; 67.51) 90 45 0 45 90 10 100 1k 10k 100k 1M 10M 100M Fig. 2.20: Detailed Op Amp Model: Ac SPICE Results Appendix: Blank Magnitude and Phase Plots For ease of 1 st order analysis the last two pages of this part contain blank magnitude and phase plots. About The Author After earning a BSEE from the University of Arizona, Tim Green has worked as an analog and mixedsignal board/system level design engineer for over 23 years, including brushless motor control, aircraft jet engine control, missile systems, power op amps, data acquisition systems, and CCD cameras. Tim's recent experience includes analog & mixedsignal semiconductor strategic marketing. He is currently a Strategic Development Engineer at BurrBrown, a division of Texas Instruments, in Tucson, AZ and focuses on instrumentation amplifiers and digitallyprogrammable analog conditioning ICs.

Gain (db)

Phase Shift (deg)