MM74HCT540, Inverting Octal 3-STATE Buffer MM74HCT541, Octal 3-STATE Buffer

Similar documents
DM74ALS240A, DM74ALS241A Octal 3-STATE Bus Driver

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74VHCT74A Dual D-Type Flip-Flop with Preset and Clear

74VHC153 Dual 4-Input Multiplexer

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HCT74 Dual D-Type Flip-Flop with Preset and Clear

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74LCX06 Low Voltage Hex Inverter/Buffer with Open Drain Outputs

MM74HC244 Octal 3-STATE Buffer

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74VHC573 Octal D-Type Latch with 3-STATE Outputs

MM74HCT08 Quad 2-Input AND Gate

74VHC Stage Binary Counter

MM74HCT138 3-to-8 Line Decoder

MM74HC373 3-STATE Octal D-Type Latch

74VHC157 Quad 2-Input Multiplexer

MM74HC573 3-STATE Octal D-Type Latch

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC373 3-STATE Octal D-Type Latch

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74VHC595 8-Bit Shift Register with Output Latches

74LCX27 Low Voltage Triple 3-Input NOR Gate with 5V Tolerant Inputs

74VHC125 Quad Buffer with 3-STATE Outputs

MM74HC00 Quad 2-Input NAND Gate

74LVX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

74VHC393 Dual 4-Bit Binary Counter

74AC74, 74ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop

MM74HC32 Quad 2-Input OR Gate

74LCX07 Low Voltage Hex Buffer with Open Drain Outputs

MM74HC08 Quad 2-Input AND Gate

MM74HC138 3-to-8 Line Decoder

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC154 4-to-16 Line Decoder

74VHC164 8-Bit Serial-In, Parallel-Out Shift Register

74VHC175 Quad D-Type Flip-Flop

74LCX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

MM74HC157 Quad 2-Input Multiplexer

MM74HC151 8-Channel Digital Multiplexer

Description. Symbol Parameter Ratings Units V DSS Drain to Source Voltage 250 V V GSS Gate to Source Voltage ±30 V

74VHC00 Quad 2-Input NAND Gate

Features. = 25 C unless otherwise noted. Symbol Parameter Q2 Q1 Units. A - Pulsed (Note 1c & 1d)

74ACT825 8-Bit D-Type Flip-Flop

KSD1621 NPN Epitaxial Silicon Transistor

FJD5304D High Voltage Fast Switching Transistor

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

74VHC573 Octal D-Type Latch with 3-STATE Outputs

CD4028BC BCD-to-Decimal Decoder

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74HC175 Quad D-Type Flip-Flop With Clear

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74VHC00 Quad 2-Input NAND Gate

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

74AC08 74ACT08 Quad 2-Input AND Gate

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

74VHC125 Quad Buffer with 3-STATE Outputs

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD40106BC Hex Schmitt Trigger

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

FJPF13007 High Voltage Fast-Switching NPN Power Transistor

FJN3303 High Voltage Fast-Switching NPN Power Transistor

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs


CD4028BC BCD-to-Decimal Decoder

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

MM74C906 Hex Open Drain N-Channel Buffers

74AC153 74ACT153 Dual 4-Input Multiplexer

MM74C14 Hex Schmitt Trigger

CD4021BC 8-Stage Static Shift Register

MM74C14 Hex Schmitt Trigger

74VHC138 3-to-8 Decoder/Demultiplexer

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4024BC 7-Stage Ripple Carry Binary Counter

DM74LS02 Quad 2-Input NOR Gate

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

CD4013BC Dual D-Type Flip-Flop

DM74LS08 Quad 2-Input AND Gates

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

74VHC393 Dual 4-Bit Binary Counter

Transcription:

MM74HCT540, Inverting Octal 3-STATE Buffer MM74HCT541, Octal 3-STATE Buffer Features TTL input compatible Typical propagation delay: 12ns 3-STATE outputs for connection to system buses Low quiescent current: 80µA Output current: 6mA (Min.) Ordering Information Order Number Package Number General Description June 2007 The MM74HCT540 and MM74HCT541 3-STATE buffers utilize advanced silicon-gate CMOS technology and are general purpose high speed inverting and non-inverting buffers. They possess high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits achieve speeds comparable to low power Schottky devices, while retaining the low power consumption of CMOS. Both devices are TTL input compatible and have a fanout of 15 LS-TTL equivalent inputs. MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs. The MM74HCT540 is an inverting buffer and the MM74HCT541 is a non-inverting buffer. The 3-STATE control gate operates as a two-input NOR such that if either G1 or G2 are HIGH, all eight outputs are in the high-impedance state. In order to enhance PC board layout, the MM74HCT540 and MM74HCT541 offers a pinout having inputs and outputs on opposite sides of the package. All inputs are protected from damage due to static discharge by diodes to V CC and ground. Package Description MM74HCT540WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide MM74HCT540SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HCT540MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HCT541WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide MM74HCT541SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HCT541MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HCT541N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide tm Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering number. MM74HCT540, MM74HCT541 Rev. 1.3

Connection Diagrams Pin Assignments for DIP, SOIC, SOP and TSSOP Top View, MM74HCT540 Top View, MM74HCT541 Rev. 1.3 2

Absolute Maximum Ratings (1) Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Rating V CC Supply Voltage 0.5 to +7.0V V IN DC Input Voltage 1.5 to V CC +1.5V V OUT DC Output Voltage 0.5 to V CC +0.5V I IK, I OK Clamp Diode Current ±20mA I OUT DC Output Current, per pin ±35mA I CC DC V CC or GND Current, per pin ±70mA T STG Storage Temperature Range 65 C to +150 C P D Power Dissipation Note 2 S.O. Package only 600mW 500mW T L Lead Temperature (Soldering 10 seconds) 260 C Note: 1. Unless otherwise specified all voltages are referenced to ground. 2. Power Dissipation temperature derating plastic N package: 12mW/ C from 65 C to 85 C. Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol Parameter Min. Max. Units V CC Supply Voltage 4.5 5.5 V V IN, V OUT DC Input or Output Voltage 0 V CC V T A Operating Temperature Range 40 +85 C t r, t f Input Rise and Fall Times 500 ns Rev. 1.3 3

DC Electrical Characteristics V CC = 5V ± 10% (unless otherwise specified) Symbol Parameter Conditions V IH V IL V OH V OL I IN I OZ I CC Minimum HIGH Level Input Voltage Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage Maximum LOW Level Voltage Maximum Input Current Maximum 3-STATE Output Leakage Current Maximum Quiescent Supply Current V IN = V IH or V IL : Note: 3. Measured per input. All other inputs at V CC or GND. Typ. T A = 25 C T A = 40 to 85 C Guaranteed Limits T A = 55 to 125 C Units 2.0 2.0 2.0 V 0.8 0.8 0.8 V I OUT = 20µA V CC V CC 0.1 V CC 0.1 V CC 0.1 I OUT = 6.0mA, V CC = 4.5V 4.2 3.98 3.84 3.7 I OUT = 7.2mA, V CC = 5.5V 5.2 4.98 4.84 4.7 V IN = V IH or V IL : I OUT = 20µA 0 0.1 0.1 0.1 I OUT = 6.0mA, V CC = 4.5V 0.2 0.26 0.33 0.4 I OUT = 7.2mA, V CC = 5.5V 0.2 0.26 0.33 0.4 V IN = V CC or GND ±0.1 ±1.0 ±1.0 µa V OUT = V CC or GND, G = V IH ±0.5 ±5.0 ±10 µa V IN = V CC or GND, I OUT = 0µA 8.0 80 160 µa V IN = 2.4V or 0.5V (3) 0.6 1.0 1.3 1.5 ma V V Rev. 1.3 4

AC Electrical Characteristics MM74HCT540: V CC = 5.0V, t r = t f = 6ns, T A = 25 C, (unless otherwise specified). Symbol Parameter Conditions Typ. AC Electrical Characteristics MM74HCT540: V CC = 5.0V ±10%, t r = t f = 6ns (unless otherwise specified). Guaranteed Limits t PHL, t PLH Propagation Delay C L = 45pF 12 18 ns t PZL, t PZH Enable Time C L = 45pF, R L = 1kΩ 14 28 ns t PLZ, t PHZ Disable Time C L = 5pF, R L = 1kΩ 13 25 ns Symbol Parameter Conditions t PHL, t PLH t PZH, t PZL t PHZ, t PLZ t THL, t TLH C IN C OUT C PD Propagation Delay Enable Time T A = 25 C T A = 40 to 85 C T A = 55 to 125 C Note: 4. C PD determines the no load dynamic power consumption, P D = C PD V CC 2 f + I CC V CC, and the no load dynamic current consumption, I S = C PD V CC f + I CC. Typ. Guaranteed Limits Units Units C L = 50pF 12 20 25 30 ns C L = 150pF 22 30 38 45 R L = 1kΩ C L = 50pF 15 30 38 45 ns C L = 150pF 20 40 50 60 Disable Time R L = 1kΩ, C L = 50pF 15 30 38 45 ns Rise C L = 50pF 6 12 15 18 ns and Fall Time Maximum Input 5 10 10 10 pf Capacitance 15 20 20 20 pf Capacitance Power Dissipation (per output) G = V CC 12 pf Capacitance (4) G = GND 50 Rev. 1.3 5

AC Electrical Characteristics MM74HCT541: V CC = 5.0V, t r = t f = 6ns, T A = 25 C, (unless otherwise specified). Symbol Parameter Conditions Typ. Guaranteed Limits Units t PHL, t PLH Propagation Delay C L = 45pF 13 20 ns t PZL, t PZH Enable Time C L = 45pF, R L = 1kΩ 17 28 ns t PLZ, t PHZ Disable Time C L = 5pF, R L = 1kΩ 15 25 ns AC Electrical Characteristics MM74HCT541: V CC = 5.0V ± 10%, t r = t f = 6ns (unless otherwise specified). Symbol Parameter Conditions t PHL, t PLH t PZH, t PZL t PHZ, t PLZ t THL, t TLH C IN C OUT C PD Propagation Delay Enable Time T A = 25 C T A = 40 to 85 C T A = 55 to 125 C Note: 5. C PD determines the no load dynamic power consumption, P D = C PD V CC 2 f + I CC V CC, and the no load dynamic current consumption, I S = C PD V CC f + I CC. Typ. Guaranteed Limits Units C L = 50pF 14 23 29 34 ns C L = 150pF 17 33 42 49 R L = 1kΩ C L = 50pF 17 30 38 45 ns C L = 150pF 22 40 50 60 Disable Time R L = 1kΩ, C L = 50pF 17 30 38 45 ns Rise C L = 50pF 6 12 15 18 ns and Fall Time Maximum Input 5 10 10 10 pf Capacitance 15 20 20 20 pf Capacitance Power Dissipation (per output) G = V CC 12 pf Capacitance (5) G = GND 45 Rev. 1.3 6

Physical Dimensions Dimensions are in inches (millimeters) unless otherwise noted. Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B Rev. 1.3 7

Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D Rev. 1.3 8

Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 Rev. 1.3 9

Physical Dimensions (Continued) Dimensions are in inches (millimeters) unless otherwise noted. Figure 4. 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A Rev. 1.3 10

TRADEMARKS The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks ACEx Build it Now CorePLUS CROSSVOLT CTL Current Transfer Logic EcoSPARK FACT Quiet Series FACT FAST FastvCore FPS FRFET Global Power Resource SM Green FPS Green FPS e-series GTO i-lo IntelliMAX ISOPLANAR MegaBuck MICROCOUPLER MicroPak Motion-SPM OPTOLOGIC OPTOPLANAR PDP-SPM Power220 Power247 POWEREDGE DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. Power-SPM PowerTrench Programmable Active Droop QFET QS QT Optoelectronics Quiet Series RapidConfigure SMART START SPM STEALTH SuperFET SuperSOT -3 SuperSOT -6 SuperSOT -8 SyncFET The Power Franchise TinyBoost TinyBuck TinyLogic TINYOPTO TinyPower TinyPWM TinyWire µserdes UHC UniFET VCX 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Product Status Definition Advance Information Preliminary No Identification Needed Obsolete Formative or In Design First Production Full Production Not In Production This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. Rev. I28 Rev. 1.3 11