HBM fine pitch micro pillar grid array probing evaluation

Similar documents
High pulsed current wafer probing in high temperature conditions: comprehensive framework for vertical and cantilever probe design

Improving Yield for High Pin Count Wafer Probing Applications

New probe design and development for high current capacity using bi-furcated structure

A Novel Superior Low Force Probe Geometry Enabling Probing on Micro Bumps with Very Small Pitches

Identification, analysis and control of high temperatures on wafer test probing gprocesses

Especial Bump Bonding Technique for Silicon Pixel Detectors

A Novel Measurement Method for Measuring CCC and MAC at once

Controlling BP Damage at 129C Probing

October Suzhou - Shenzhen, China. Archive TestConX - Image: Breath10/iStock

Next-Generation Packaging Technology for Space FPGAs

Passionately Innovating With Customers To Create A Connected World

Low Inductance Ceramic Capacitor (LICC)

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM

A New Methodology for Assessing the Current Carrying Capability of Probes used at Sort

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package

Aries. Kapton QFP socket Cycling Test DC Measurement Results. prepared by. Gert Hohenwarter

Shape Optimization of Vertical-type Probe Needle Integrated with Floating Mount Technology

Blower Motor 3P Connector

Produkt Information. Ultra Low Ohm (Metal Strip) Chip Resistor (LR Series) Scope. Features. Applications. Construction

LATEST INSIGHTS IN MATERIAL AND PROCESS TECHNOLOGIES FOR INTERPOSER AND 3D STACKING

Qualification Test Method and Acceptance Criteria

Microsystems Technology Laboratories i-stepperthursday, October 27, 2005 / site map / contact

Coupling Capacitance in Face-to-Face (F2F) Bonded 3D ICs: Trends and Implications

Probe Pattern Design for Low-Cost and High-Speed Loopback Test. Norman Chunghwa Precision Test Tech

RTAC104 AFM References in Package

Thermal aspects of 3D and 2.5D integration

FEM Analysis on Mechanical Stress of 2.5D Package Interposers

The Program. Wear measurement Page 5. Inspection of parts Page 6. Online certificate Page 7. DKD-calibration Page 8. Deviation analysis Page 11

MEMS Metrology. Prof. Tianhong Cui ME 8254

Burn-in & Test Socket Workshop

1 INTRODUCTION 2 SAMPLE PREPARATIONS

SUNSTAR 传感与控制 TEL: FAX: Hall Sensor As of Nov SUNSTAR 自动化

CHIP RESISTOR. Chip Resistors Selection Guide. General Purpose Chip Resistor. Zero Ohm Jumper Resistor. Chip Resistor Array MAX WORKING VOLTAGE

SCOPE OF ACCREDITATION TO ISO/IEC 17025:2005 & ANSI/NCSL Z

Transmission Lines. Author: Michael Leddige

Product Data Sheet PD-0053-A

WW12E, WW08E, WW06E ±5%, ±1% Thick film low ohm chip resistors Size 1206, 0805, 0603 RoHS Exemption free and Halogen free

This specification covers the requirements for product performance, test methods and quality assurance provisions of FG Terminal.

Height Master Page 343. Check Master Page 347. Calibration Tools Page 352

1 Fig. 3.1 shows the variation of the magnetic flux linkage with time t for a small generator. magnetic. flux linkage / Wb-turns 1.

0.3mm Pitch Connector for FPC. FF02S Series

Update in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG

ic-wg BLCC WGC OPTO ENCODER PACKAGE SPECIFICATION

1A Ultra Low Dropout Linear Regulator

Gas Discharge Tube (GDT) Data Sheet

Probing High Power Logic Die at Sort

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

FAST CHECK THICKNESS GAGE

SHRINK. STACK. INTEGRATE.

CFP PIANO SWITCHES (FULL PITCH) FEATURES APPLICATIONS PART NUMBER DESIGNATION C F P T B. RoHS compliant

Block Diagram. φclp 20

Product Series Specification Document

2.76/2.760 Multiscale Systems Design & Manufacturing

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding

MAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

Non-Damage Probing and Analysis of ILD Damage at Scrub Marks

RS INDUSTRY LIMITED. RS Chip Array ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D

Technical Report PZT-Silicon Cantilever Benders

ic-wg BLCC WGC PACKAGE SPECIFICATION

SMD Switch SI-C3436A General specification. Soldering conditions Reflow Soldering condition. Standard Reel Dimensions (mm) Packing specification

WW12C, WW08C, WW06C, WW04C, WW02C. Low ohm chip resistors ( power ) Size 1206, 0805, 0603, 0402, 0201

ic-wg BLCC WGC OPTO ENCODER PACKAGE SPECIFICATION

SM-42/43 SURFACE MOUNT CERMET TRIMMERS S M - 4 T W Ω ( ) FEATURES PART NUMBER DESIGNATION. RoHS compliant

Vertically-Integrated Array-Type Miniature Interferometer as a Core Optical Component of a Coherence Tomography System for Tissue Inspection

Product Specification

台灣黑馬牌校正器類 CALIBRATOR METROLOGY

Conductivity sensor for hygienic applications

PRODUCT SPECIFICATION

SCOPE OF ACCREDITATION TO ISO/IEC 17025:2005 & ANSI/NCSL Z

Piezoelectric Resonators ME 2082

Distributing Tomorrow s Technologies For Today s Designs Toll-Free:

PRODUCT SPECIFICATION 1 SCOPE APPLICABLE STANDARDS CATALOG NO. STRUCTURE..3 4 CONNECTOR SHAPE, DIMENSIONS AND MARTERIALS..

Effect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air

Data Sheet, Rev. 1.1, February 2008 TLE4294GV50. Low Drop Out Voltage Regulator. Automotive Power

8D Series Common Section

CFP PIANO SWITCHES (FULL PITCH) FEATURES APPLICATIONS PART NUMBER DESIGNATION C F P T B

SCOPE OF ACCREDITATION TO ISO/IEC 17025:2005 & ANSI/NCSL Z

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

9-11 April 2008 Measurement of Large Forces and Deflections in Microstructures

SM-42/43 SURFACE MOUNT CERMET TRIMMERS COPAL ELECTRONICS S M - 4 T W Ω ( ) FEATURES PART NUMBER DESIGNATION.

Dynamic behaviour of electronics package and impact reliability of BGA solder joints

SM-42/43 SURFACE MOUNT CERMET TRIMMERS S M - 4 T W Ω ( ) FEATURES PART NUMBER DESIGNATION. RoHS compliant

PTS Volt DC surface mount resettable PTC devices. Technical Data Applications. Agency information.

Sample Alignment (2D detector) Part

Chapter 11 Design of Low Friction Surfaces

Super High AUTO (SHA) Series

ACCREDITED LABORATORY. INSPECTION MEASUREMENT COMPANY Wyoming, MI

Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs

TEA10402V15A0 Engineering Specification

EPC2107 Enhancement-Mode GaN Power Transistor Half-Bridge with Integrated Synchronous Bootstrap

Reliability Qualification Report

Recommended Land Pattern: [mm]

Course: Technology II Training course topic: Metrology

SET Technical Bulletin

Coordinate Measurement Machine

Microsystems for Neuroscience and Medicine. Lecture 9

TCAD Modeling of Stress Impact on Performance and Reliability

SPECIFICATION APPLICATION FOR APPROVAL OF

450 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017

Transcription:

HBM fine pitch micro pillar grid array probing evaluation Raffaele Vallauri, Technoprobe Daniele Perego, Technoprobe Marco Prea, Technoprobe Jaehong Kim, Samsung Electronics Jinyeong Yun, Samsung Electronics

Overview Introduction HBM product description Technoprobe TPEG MEMS T50 probing solution HBM Probe Card (MPGA Contactor) description Testing wafers description Evaluation results Conclusions and next steps 2

Introduction Samsung Electronics has announced the world first mass production of HBM2 in 2016. Technoprobe developed a specific probing solution for this application based on TPEG MEMS T50 probe technology and on high density MLO solution. Development and characterization of the full solution has been completely evaluated jointly with Samsung Electronics. Now Samsung Electronics is ready for bump testing with this solution. In this paper a description of the device requirements and Technoprobe probing solution will be presented and also characterization data will be provided and discussed in details 3

HBM2 product description This state of the art 3D-stacked DRAM uses TSV technology and has grid array of 4942 microbumps at 55um pitch as its signal terminal. Until now, there was no proper solution for bump probing such a fine pitch and high density as well in the market. 4

Technoprobe TPEG MEMS T50 probing solution Needle diameter Tip shape PARAMETER X, Y alignment accuracy and Z planarity Min pitch and configuration Pin Current (CCC) TPEG MEMS T50 1.25 mils equivalent Flat X,Y: ± 7 µm; Z plan: 20 µm 50 µm Full Array 350 ma (HC alloy) 5

Fully populated MPGA Contactor Structure MLO (Multi-Layer Organic) ST Pitch converting 55 400 μm Tester Side View Wafer Side View 6

Evaluation Results Summary # Items Method Spec Result 1 Alignment Error Measuring the radial alignment(x-y) error on PRVX4 < 8μm < 7μm OK 2 Contact Resistance Force V Measure I method after remove internal path resistance < 1Ω < 0.3Ω OK 3 Planarity Measuring full loading planarity using conductive check plate on PRVX4 Δ20um Δ9um OK 4 Probe Mark Area Measuring the PM area using Confocal Microscope at various OD(50,75,100um) < 30% < 20% OK 5 Height loss Measuring the bump height using CAMTEK Eagle-I at various OD(50,75,100um) < 3μm < 1μm OK 6 Current Carrying Capability (CCC) Measuring the CCC using ISMI '09 Max. 100mA Max. 360 ma OK 7 Cleaning Measuring the Cres every 1K TD Compare between No cleaning and cleaning at 75um OD - Need to clean each 100 TD - 7

Alignment Error Measuring X-Y Alignment of needles using Vision method for all pins (Nominal pitch 55um) Calculate the alignment error using Radial Alignment Error between ideal position and real position Imaging process using PRVX4 check plate with 10um OD (All needles scan) Measuring result : Max 7um Spec in(< 8µm) Max range of radial error PRVX4 check plate 8

Alignment Image @ OD 75um - Prober camera is used to inspect 1 2 3 the probe marks through the wafer 6 5 4 1 2 3 9

Contact Resistance (CRES) Setup Contact Resistance (C_RES) Measuring Method Force V = 10 mv, Measure I (Clamp I = 50 ma) 48 pins measured (24 pairs) R probe = 0.5x R Pair = 0.5 x (V/I) Plot of 24 C_RES values for each touchdown H/W setup Wired space transformer PC Measuring PC Path Resistance In this setup, Path Resistance (PCB Pattern + WST + probe) : 1.2Ω Measuring results Spec in for OD 50~100 µm Max Cres = 0.3 Ω (Spec = under 2Ω) 10

Contact Resistance (CRES) Results Contact Resistance @ different Ods Measuring Result : Spec in for OD 50~100um Max Cres = 0.3Ω - (Spec = under 2Ω) < 0.3Ω (C_RES) 1.2Ω (ProbeCard R path) 11

PRVX4 Setup Motherboard (MB) docked on PRVX4 MB and PC under test Probe card loaded on MB PrecisionWoRx VX4 - Standard Certification system for P/card - Outgoing test with PRVX4 for all P/Card 12

Unloaded Planarity Unloaded planarity is found using a conductive post, loading one probe at a time Electrically non-connected pins are tested mechanically, measuring the Z-quote corresponding to a given mechanical reaction force applied by the post needle Testing conditions : Testing voltage : 5V, Maximum testing over travel : 100 µm Measuring Result : Max Δ = 9 µm - Spec in (Δ 20 µm) Planarity range < 9um 13

Probe Mark Area Made 4942 full probe pin populated Probe Head, Measured Cres using Daisy Chain Wafer Probe marks area inspection via confocal microscope at different OD = 50, 75, 100um Each die 30 µbumps are inspected. Confocal microscope is used to obtain a 3D image of bump top surface Measuring Result : Max 20% - Spec in ( 30%) OD Average PM area SD MIN MAX 50µm 14.4% 1.1% 12.6% 16.7% 75µm 16.6% 1.0% 14.7% 19.2% 100µm 17.9% 1.3% 15.8% 20.3% Probe Mark Area = (a/a)2 a : scrub diameter A : pillar diameter Confocal Microscope 3D image Probe Mark Images @ OD 75um Bump slicing to calculate probe mark area 14

Height Loss Measure Bump height before and after Probing Compare Bump Height @ different OD Sample size: 20dies (98,840bumps) Measuring Equipment : CAMTEK / Eagle-I Max under 1um Spec In ( 3um) 3 Zones : 50,75,100um (Typical OD 1) : 75um) P : Probing NP : No Probing OD 50μm OD 50μm OD 75μm OD 100μm unit : µm Average OD Height Loss NP P 50 0.75 38.32 37.57 75 0.88 38.24 37.36 100 0.94 38.40 37.46 OD 75μm OD 100μm 15

Current Carrying Capability (CCC) Standard Method : ISMI ( 09) In this PH 4 needles are measured: CCC(mean) = 360 ma 16

Cleaning Contact resistance variance during TDs without cleaning Total 1120 TDs @ 75um OD, Measuring 24 C_RES every TD 5 Times measuring(224 TD) using parts of Daisy Chain wafer C_RES discontinuity Because of Die Realignment. Contact resistance variance during TDs with cleaning Total 1120 TDs @ 75um OD, Measuring 24 C_RES every TD 5 Times measuring(224 TD) using parts of Daisy Chain wafer Probe tip Cleaning : each 100TD: 3M pink paper, X-Y movement (30 µm L pattern), Cleaning OD: 30 µm Consistently increase Cres with more TD Could keep the Stable Cres with claning 17

Conclusions and Further Study We proved HBM package test (DC/functional) is possible probing directly all micro bumps Fine Pitch 55um package has no conventional socket solution Probing solution is a good alternative such a fine pitch package Next steps Multi parallel and high speed should be improved for mass production High yield, high density, fine pitch space transformer solution needed Probe mark s effects on soldering processing in 2.5D package need to be evaluated

Thanks for your Support! Raffaele Vallauri R&D & Process Engineering Director Technoprobe Italy; (+39) 0399992557 raffaele.vallauri@technoprobe.com Daniele Perego R&D Engineer Technoprobe Italy ; (+39) 0399992548 daniele.perego@technoprobe.com Marco Prea Executive VP Korea Technoprobe Italy; (+39) 0399992521 marco.prea@technoprobe.com Jaehong Kim Master, Mechatronics R&D Center Samsung Electronics jaehong1.kim@samsung.com Jinyeong Yun Principal Engineer, Mechatronics R&D Center Samsung Electronics jinyeong.yun@samsung.com 19