Simulation of Push-pull Multi-output Quasi-resonant Converter

Similar documents
ZVS Boost Converter. (a) (b) Fig 6.29 (a) Quasi-resonant boost converter with M-type switch. (b) Equivalent circuit.

A Novel Isolated Buck-Boost Converter

Design and Simulation of Dc-Dc Voltage Converters Using Matlab/Simulink

Synchronous Motor V-Curves

1. Transformer A transformer is used to obtain the approximate output voltage of the power supply. The output of the transformer is still AC.

A Non-Insulated Resonant Boost Converter

Time varying fields and Maxwell's equations Chapter 9

A High Step-Down Interleaved Buck Converter with Active-Clamp Circuits for Wind Turbines

ECE 2100 Circuit Analysis

Applying Kirchoff s law on the primary circuit. V = - e1 V+ e1 = 0 V.D. e.m.f. From the secondary circuit e2 = v2. K e. Equivalent circuit :

A Comparison of AC/DC Piezoelectric Transformer Converters with Current Doubler and Voltage Doubler Rectifiers

Lab 11 LRC Circuits, Damped Forced Harmonic Motion

1) p represents the number of holes present. We know that,

2. Find i, v, and the power dissipated in the 6-Ω resistor in the following figure.

Chapter 30. Inductance

Harmonic Motion (HM) Oscillation with Laminar Damping

Copyright Paul Tobin 63

Revision: August 19, E Main Suite D Pullman, WA (509) Voice and Fax

Unit/Comments. %; Equal Output Loads %; Equal Output Loads Full Load

GENERAL FORMULAS FOR FLAT-TOPPED WAVEFORMS. J.e. Sprott. Plasma Studies. University of Wisconsin

Lecture 2: Single-particle Motion

Series and Parallel Resonances

THERMAL-VACUUM VERSUS THERMAL- ATMOSPHERIC TESTS OF ELECTRONIC ASSEMBLIES

Dead-beat controller design

Y.J. Cho **, Hazim Awbi** & Taghi Karimipanah* *) Fresh AB, SWEDEN **) University of Reading, UK

rcrit (r C + t m ) 2 ] crit + t o crit The critical radius is evaluated at a given axial location z from the equation + (1 , and D = 4D = 555.

Bicycle Generator Dump Load Control Circuit: An Op Amp Comparator with Hysteresis

JAZAN University. Department: Electrical Engineering. Names & ID: Electronics LAB - 1/ / Electronics LAB - EngE : 314 G:...

Sections 15.1 to 15.12, 16.1 and 16.2 of the textbook (Robbins-Miller) cover the materials required for this topic.

Three charges, all with a charge of 10 C are situated as shown (each grid line is separated by 1 meter).

A Comparative Study on Predictive and ISVM Direct Torque Control Methods for a Doubly Fed Induction Machine Fed by an Indirect Matrix Converter

Lecture 13 - Boost DC-DC Converters. Step-Up or Boost converters deliver DC power from a lower voltage DC level (V d ) to a higher load voltage V o.

Dr. Kasra Etemadi February 27, 2007

Linearization of the Output of a Wheatstone Bridge for Single Active Sensor. Madhu Mohan N., Geetha T., Sankaran P. and Jagadeesh Kumar V.

Verification of Quality Parameters of a Solar Panel and Modification in Formulae of its Series Resistance

Supplementary Course Notes Adding and Subtracting AC Voltages and Currents

PHYSICS Unit 3 Trial Examination

Impedance matching concept given ZL, design a matching network to have in=0 or selected value. matching. Zin (=Z Z o )

Relationships Between Frequency, Capacitance, Inductance and Reactance.

Speed Synchronization of Single-Phase Induction Motors by Electromagnetic Shaft System

RECHARGEABLE batteries are extensively applied in

Current-Source Modular Medium-Voltage Grid- Connected System with High-Frequency Isolation for Photovoltaic Applications

Multi Level Reinjection ac/dc Converters for HVDC

FE Analysis of a Vibrating Rigid Circular Piston in Water

BASIC DIRECT-CURRENT MEASUREMENTS

^YawataR&D Laboratory, Nippon Steel Corporation, Tobata, Kitakyushu, Japan

Minimum Loss Design of a 100 khz Inductor with Litz Wire

Current/voltage-mode third order quadrature oscillator employing two multiple outputs CCIIs and grounded capacitors

Chapter 16. Capacitance. Capacitance, cont. Parallel-Plate Capacitor, Example 1/20/2011. Electric Energy and Capacitance

TOPPER SAMPLE PAPER 2 Class XII- Physics

Inertial Mass of Charged Elementary Particles

Micro and Smart Systems

Module 4: General Formulation of Electric Circuit Theory

Q1. A string of length L is fixed at both ends. Which one of the following is NOT a possible wavelength for standing waves on this string?

Chapter - 7 ALTERNATING CURRENT

SFDMB3638F. Specifications and Applications Information. orce LED Driver. Mass: 7 grams typ. 10/15/08 Preliminary. Package Configuration

CHAPTER 5. Solutions for Exercises

1.1 The main transmission network of Eskom The classical two generator model 11

T(s) 1+ T(s) 2. Phase Margin Test for T(s) a. Unconditionally Stable φ m = 90 o for 1 pole T(s) b. Conditionally Stable Case 1.

Lecture 02 CSE 40547/60547 Computing at the Nanoscale

Scheduling of a pipeless multi-product batch plant using mixed-integer programming combined with heuristics

Edexcel GCSE Physics

Section I5: Feedback in Operational Amplifiers

Modulation Technique to Reverse Power Flow for the Isolated Series Resonant DC-DC Converter with Clamped Capacitor Voltage

Modelling of NOLM Demultiplexers Employing Optical Soliton Control Pulse

Phys102 Final-061 Zero Version Coordinator: Nasser Wednesday, January 24, 2007 Page: 1

TURN-ON SIMULATION OF FIELD-CONTROLLED THYRISTOR

Q1. A) 48 m/s B) 17 m/s C) 22 m/s D) 66 m/s E) 53 m/s. Ans: = 84.0 Q2.

HEAT CONDUCTION IN CONVECTIVELY COOLED ECCENTRIC SPHERICAL ANNULI A Boundary Integral Moment Method

APPLICATION GUIDE (v4.1)

Physics 2B Chapter 23 Notes - Faraday s Law & Inductors Spring 2018

Coupled Inductors and Transformers

Part a: Writing the nodal equations and solving for v o gives the magnitude and phase response: tan ( 0.25 )

C Soldering Temperature, for 10 seconds 300 (1.6mm from case )

Physics 102. Second Midterm Examination. Summer Term ( ) (Fundamental constants) (Coulomb constant)

Lecture XXX. Approximation Solutions to Boltzmann Equation: Relaxation Time Approximation. Readings: Brennan Chapter 6.2 & Notes. Prepared By: Hua Fan

L a) Calculate the maximum allowable midspan deflection (w o ) critical under which the beam will slide off its support.

Oscillator. Introduction of Oscillator Linear Oscillator. Stability. Wien Bridge Oscillator RC Phase-Shift Oscillator LC Oscillator

INDUCTANCE Self Inductance

Protection of ungrounded systems using an advanced relay element

Kinetics of Particles. Chapter 3

ENG2410 Digital Design Sequential Circuits: Part B

4) What is the magnitude of the net electric field at the center of the square?

Plan o o. I(t) Divide problem into sub-problems Modify schematic and coordinate system (if needed) Write general equations

SIMPLIFIED sra11c AND DYNAMIC MODELS OF THE 3-LOOP ACI1VE POWER FACTOR CORREC11ON SYSTEMS

Numerical Simulation of the Thermal Resposne Test Within the Comsol Multiphysics Environment

NATURAL CONVECTION HEAT TRANSFER FROM A HEAT SINK WITH FINS OF DIFFERENT CONFIGURATION

ECE 2100 Circuit Analysis

ANALYSIS OF FILL FACTOR LOSSES IN THIN FILM CdS/CdTe PHOTOVOLTAIC DEVICES

IMPROVEMENTS TO VOLTAGE SAG RIDE-THROUGH PERFORMANCE OF AC VARIABLE SPEED DRIVES

(2) Even if such a value of k was possible, the neutrons multiply

TEMPERATURE CONSIDERATIONS FOR SCR CONTROLS

Electric Current and Resistance

clicker 1/25/2011 All C s are 8.00 nf. The battery is 12 V. What is the equivalent capacitance? summary o

Supply Voltage Effects on the Operation of Residential Air Conditioning Appliances: Experimental Analysis

Department of Electrical Engineering, University of Waterloo. Introduction

Physics 321 Solutions for Final Exam

SSR study for the Thyristor Controlled Series Compensation application on the Kanpur-Ballabgarh 400kV line in India

A Variable Voltage MPPT Control Method for Photovoltaic Generation System

SOFT MASSIVE SPRING Objectives: Apparatus: Introduction:

Transcription:

IOSR Jurnal f Electrical and Electrnics Engineering (IOSR-JEEE) e-issn: 78-1676,p-ISSN: 3-3331, Vlue 9, Issue 1 Ver. V (Feb. 14), PP 19-4 Siulatin f Push-pull Multi-utput Quasi-resnant Cnverter T.Anitha 1, S.Arulselvi 1 (Assistant Prfessr, Departent f Electrnics and Instruentatin Engg., Annaalai University,India) (Prfessr, Departent, f Electrnics and Instruentatin Engg., Annaalai University,India) Abstract : Pwer supply vltages in digital systes have been reduced cnsiderably in recent years and ften digital cpnents requiring different vltages are present in the sae bard. This has increased the deand fr ultiple utput pwer distributin systes with tight lad regulatin. In this paper, a detailed analysis and design f a ulti-utput push-pull zer vltage switching (ZVS) quasi resnant cnverter (QRC) has been carried ut. Als siulatin f ulti-utput push-pull zer vltage switching (ZVS) quasi resnant cnverter (QRC) has been carried ut using Matlab/SIMULINK sftware. The prpsed cnverter is suitable fr aerspace applicatins. Keywrds: - cnverters, push-pull cnverter, quasi-resnant cnverters, Zer vltage switching. I. INTRODUCTION Multi-utput PWM - cnverters are widely used in cunicatins, aerspace and cputer systes, as they are usually re cpact and less expensive than a cllectin f single-utput cnverters. Fig.1 shws the scheatic f single pwer cnverter with ultiple utputs, e.g. push-pull cnverter with ultiple secndary windings. In aerspace applicatins the allwable size and weight are highly restricted t accdate greater paylad. In the effrt t increase the pwer density f pwer supplies, the switching frequency is pushed t high values which, in PWM cnverter realizatins, nrally lead t cnsiderable pwer lss, high switching stresses, reduced reliability, and acustic nise. Anther significant drawback f the switch-de peratin is the EMI prduced due t large di/dt and dv/dt. T verce these shrt cings, new failies f QRCs are intrduced [1]-[].Few research papers have been presented abut the design and ipleentatin f push-pull hard switched and Quasi-resnant cnverters[3]-[5].push-pull cnverters is ainly used fr ediu and high pwer applicatins cpared t half-bridge and full-bridge cnverter. It has wide duty rati cntrl and it can be used fr ulti-utput applicatins with lw utput and input ripple current. This paper presents the design f ulti-utput push-pull ZVS-QRC. The prpsed ethd reduces the switching lsses and size f the cnverter. It can be used as high-density pwer supply fr aer-space applicatins. All siulatin wrks are carried ut using MATLAB/SIMULINK sftware. Figure 1 Multiple utputs using single pwer cnverter. II. ANALYSIS OF MULTI-OUTPUT PUSH-PULL ZVS QRC The prpsed push-pull tplgy is basically tw frward cnverters cnnected in anti-phase. An additinal tw resnant tanks are added in this tplgy cpared t PWM push-pull cnverter. The resnant 19 Page

Siulatin f Push-pull Multi-utput Quasi-resnant Cnverter tank shapes the switch vltage s that the active switches (S 1 and S ) are turned n at ZVS. Hence the turn-n lsses f the switch will be reduced cnsiderably cpared t PWM cnverters. Bth priary and secndary windings are arranged in a center-tapped cnfiguratin. The push-pull cnverter perates in tw quadrants (I and III) f the B-H curve, see-sawing back and frth as the each priary is activated. This allws the push-pull cnverter t deliver twice the axiu pwer than that f a frward cnverter. This akes the prpsed cnverter effective fr ediu and high pwer applicatins. The different des f peratin are explained in the fllwing sectin. Figure Circuit diagra f ulti-utput push-pull ZVS-QRC. Figure 3 Theretical resnant wavefrs f push-pull ZVS-QRC. T analyze its steady-state behavir, the fllwing assuptins are ade 1. The utput filter C f and the lad R R 1, are a cnstant sink f current I 1 and I respectively.. Seicnductr switches are ideal, i.e. n frward vltage drp in the n-state, leakage current in the ff state and n tie delays at bth. 3. Reactive current in the eleents are ideal. 4. Magnetizing inductance is larger than resnating inductance The fllwing paraeters are defined 1. Characteristic ipedance Z ( L r C ) r. Resnant angular frequency 3. Resnant frequency 1 ( L r * C r ) f / 4. Nralized Lad Resistance Page

R R L / Z 5. The priary current thrugh priary f transfrer (L ) is I I Siulatin f Push-pull Multi-utput Quasi-resnant Cnverter.1 MODES OF OPERATION The switch S 1 and S are alternatively pwer their respective windings. The resnating capacitrs C r1 and C r and resnating inductrs L r1 and are used t fr the resnant tank. The secndary vltage f the transfrer is rectified by fast recvery dides (D 1 and D ) and filtered t prduce a steady ripple free utput vltage V. Lwer and upper part f priary winding circuit is called here afterwards as upper and lwer..1.1 MODE 1: (t,t 1 ) UPPER: The switch S 1 is pened fr the beginning f a new cycle at t equal t t. The current flws thrugh resnant capacitr ( Cr1) and resnant inductr ( L r1). The capacitr vltage rises linearly fr t V. The capacitr vltage is given by the equatin, v I t / C cr1( When the resnant capacitr vltage reaches V at t = t 1.The duratin f this interval T d1 is given by d1 r T 4C V / I LOWER: The switch S pened in the previus cycle is still cntinued. The capacitr vltage v cr in the lwer part decreases linearly fr V t zer. The equatins fr v cr and i are given as v cr I ( V Z sin ωt i I cs t.1. MODE : ( t 1, UPPER: The series resnant L r1 and C r1 frs a resnant circuit. The state equatins are With initial cnditins dv di cr1 dt i 1( Cr1 1 dt ( V vcr1( ) 1 v cr1() V and i () I 1 The slutins fr the abve equatins are given by vcr1( V ) Z i 1( ) cs t r sin t At t equal t t, i 1 reaches zer value and v cr1 reaches its peak value as shwn in fig, 3a. They are given by T The duratin f the de d v cr1 V ) ( Z is given by T d t t1 LOWER: The switch S is turned n when V cr bece zer at t = t 1, t achieve zer vltage cnditin. During this stage the current i increases linearly and reaches the value I at t = t.the crrespnding state equatin fr i is given by di dt V L r The slutin f abve equatin is given by.1.3 MODE 3: t, ) ( t 3 i ) cs t UPPER: The equatins deterining this stage are di 1 dt ( V vcr1( ) 1 cr / dt i1( / Cr dv and 1 1 Page

With initial cnditins v i cr1() V () I 1 The slutin fr the equatins are given by i 1( ( I ( V Siulatin f Push-pull Multi-utput Quasi-resnant Cnverter / )cs t vcr 1 1( t T d 3 t4 t3 1 Td 3 ( 1 )sin [ V ( I Z d 3 ( ) / )sin t This stage terinates when V cr ) beces zer. The duratin f this stage is given by Where T ) ] The inductr current is given by LOWER: v cr is zer and With initial cnditins i 1 di 1 (sin [4V I Z]) )cs dt )) i () I The slutin fr abve equatin is.1.4 MODE 4: ) ( V vcr ( t i t ( t 3, t 4 ( )cs( ) UPPER: The switch S 1 is turned n when v cr1 bece zer t achieve zer vltage cnditin. During this de the current i 1 increases linearly and reaches the value I at t equal t t 4. The crrespnding state equatin is With initial cnditin The inductr current 1 di 1 dt V / 1 i () 1 )cs i ( is given by the equatin i1( ((V * ) (( I )cs ) This de terinates when inductr current bece I. The duratin f this stage is given by the equatin T d 4 t4 t3 T d 4 [ IZ 4V ](1 cs ) LOWER: The switch S is pened at t = t 4. The current flws thrugh resnant capacitr ( Cr ) and resnant inductr L r.the capacitr vltage rise s linearly fr zer t and it is gverned by equatin v cr ( ( I Cr1 At the end f this de, a new de cycle starts.. Theretical resnant wavefrs The theretical resnant wavefrs f the prpsed cnverter fr ne switching cycle are shwn in fig.3. Whenever there is a change in switching device fr ne state t anther, the circuit cnfiguratin changes. Each cnfiguratin is referred t as de. In this QRC, fur different stages are identified fr each half f the switching cycle..3 Design The design paraeters are given fr a ulti-utput push-pull ZVS-QRC with fllwing specificatins: V Page

Input vltage V 4V Output vltage f secndary1 V 1 5V Output Vltage f secndary V 1V Siulatin f Push-pull Multi-utput Quasi-resnant Cnverter Resnant frequency f 165kHz Switching frequency f s 5kHz Turns rati between priary and secndary n 1= N p1 N s 1. 15 n N p N.3 s The characteristic ipedance Z sqrt( L r C ) r The resnant capacitrs are assued t be equal Cr Cr1 Cr. 47icrF The resnant inductrs are assued t be equal 1. 16H III. OPEN LOOP STUDIES In this sectin the pen lp siulatin f ulti-utput push-pull ZVS-QRC circuit is realized with paraeters btained fr the design. The siulated resnant capacitr vltage and utput vltage f the cnverter are discussed in this sectin. The perfrance f the cnverter is studied fr different lad variatins. The cnverter is siulated using Matlab/SIMULINK sftware in pen lp with design paraeters. The SIMULNK del f the circuit is shwn in figure 4. The gating pulses applied t switch S 1 and S are shwn in fig. 5. It is bserved that the switch S 1 and S are turned n, when the resnant capacitr vltage beces zer t assure ZVS cnditin. The wavefr resebles the theretical wavefrs as shwn in fig 3. Figure 4 Siulink Mdel Diagra fr the Multi Output Push-Pull ZVS-QRC Figure 5 Siulated resnant wavefrs fr upper part and lwer part f priary. 3 Page

Siulatin f Push-pull Multi-utput Quasi-resnant Cnverter Figure 6 Siulated pen lp utput wavefrs f the secndary1 V 1 and secndary V (vlts). IV. CONCLUSION Theretical analysis and design prcedure f a new buck type push-pull ZVS-QRC was presented. The cnverter rated at 1W, perating at switching frequency f 5kHZ has been siulated using Matlab/SIMULINK sftware. Operating principle and theretical analysis are cnfired by siulatin results. The cnverter can als be ipleented in hardware which will give atching results as that f siulated results. Hence this is suitable fr high-density, ediu pwer requireent, fr exaple in aerspace applicatins. REFERENCES [1] Liu K.H. and LEE F.C.Y., Zer-vltage Switching Technique in DC-Dc Cnverters, IEEE Specialists Cnference Recrd, 1986,pp.58-7. [] I.Barbi, J.C.Blacell,D.C.Martins and F.B.Liban, Buck Quasi-Resnant Cnverter perating at Cnstant Frequency:Analysis, Design and Experiantatin,IEEE,pp.873-88. [3] Wildn C.P., de Araga Filh,I.Barbi, A Cparisn Between Tw Current-Fed Push-Pull DC-DC Cnverters-Analysis,Design and Experientatin, IEEE, 1996, pp.313-3. [4] Grver V., T.Bascpe and I.Barbi, Islated Flyback-Current-Fed Push-Pull Cnverter Fr Pwer Factr Crrectin,IEEE,1996,pp.1184-119. [5] B.Swainathan and V.Raanarayanan, A Nvel Resnant Transitin Push-Pull DC-DC Cnverter,J.Indian Inst Sci,Nv.- Dec.4,pp.17-3. 4 Page