Logical design of digital systems

Similar documents
Chapter 6 Introduction to state machines

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Finite State Machine. By : Ali Mustafa

ECE380 Digital Logic. Synchronous sequential circuits

Lecture 10: Synchronous Sequential Circuits Design

CSE 140: Components and Design Techniques for Digital Systems. Lecture 9: Sequential Networks: Implementation

Lecture 8: Sequential Networks and Finite State Machines

Digital Circuits and Systems

Fundamentals of Digital Design

Sequential Circuit Analysis

Chapter 15 SEQUENTIAL CIRCUITS ANALYSIS, STATE- MINIMIZATION, ASSIGNMENT AND CIRCUIT IMPLEMENTATION

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

CprE 281: Digital Logic

Logical Design of Digital Systems

The Design Procedure. Output Equation Determination - Derive output equations from the state table

FSM model for sequential circuits

CpE358/CS381. Switching Theory and Logical Design. Class 16

ELCT201: DIGITAL LOGIC DESIGN

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Lecture (08) Synchronous Sequential Logic

FYSE420 DIGITAL ELECTRONICS

ELE2120 Digital Circuits and Systems. Tutorial Note 9

Mealy & Moore Machines


Chapter 14 Sequential logic, Latches and Flip-Flops

Chapter 5 Synchronous Sequential Logic

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

14:332:231 DIGITAL LOGIC DESIGN

Sequential logic and design

EE 209 Logic Cumulative Exam Name:

Lecture 14 Finite state machines

Models for representing sequential circuits

EEE2135 Digital Logic Design

Analysis and Design of Sequential Circuits: Examples

(Boolean Algebra, combinational circuits) (Binary Codes and -arithmetics)

Counters. We ll look at different kinds of counters and discuss how to build them

Analysis of Clocked Sequential Circuits

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

L10 State Machine Design Topics

Clocked Synchronous State-machine Analysis

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

Philadelphia University Student Name: Student Number:

Digital Design 2010 DE2 1

Final Exam. ECE 25, Spring 2008 Thursday, June 12, Problem Points Score Total 90

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Total time is: 1 setup, 2 AND, 3 XOR, 1 delay = (1*1) + (2*2) + (3*3) + (1*1) = 15ns

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

Problem Set 9 Solutions

Synchronous Sequential Logic Part I. BME208 Logic Circuits Yalçın İŞLER

CPE/EE 422/522. Chapter 1 - Review of Logic Design Fundamentals. Dr. Rhonda Kay Gaede UAH. 1.1 Combinational Logic

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Philadelphia University Student Name: Student Number:

Example: vending machine

CPE100: Digital Logic Design I

Synchronous Sequential Circuit Design

Sequential Synchronous Circuit Analysis

or 0101 Machine

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Parity Checker Example. EECS150 - Digital Design Lecture 9 - Finite State Machines 1. Formal Design Process. Formal Design Process

Simplify the following Boolean expressions and minimize the number of literals:

Digital Logic Design. Midterm #2

Sequential Circuit Design

Lecture 17: Designing Sequential Systems Using Flip Flops

Different encodings generate different circuits

ELE2120 Digital Circuits and Systems. Tutorial Note 10

14.1. Unit 14. State Machine Design

Synchronous Sequential Logic Part I

IE1204 Digital Design. L10: State Machines (Part 2) Masoumeh (Azin) Ebrahimi Elena Dubrova

Ch 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1

Review for B33DV2-Digital Design. Digital Design

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

15.1 Elimination of Redundant States

Finite State Machine (FSM)

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

Chapter 4 Part 2 Sequential Circuits

Present Next state Output state w = 0 w = 1 z A A B 0 B A C 0 C A C 1

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

Chapter 7 Sequential Logic

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

Memory Elements I. CS31 Pascal Van Hentenryck. CS031 Lecture 6 Page 1

Topic 8: Sequential Circuits

DIGITAL LOGIC CIRCUITS

Synchronous Sequential Circuit Design. Digital Computer Design

5 State Minimisation. university of applied sciences hamburg. Digital Systems. Prof. Dr. J. Reichardt Prof. Dr. B. Schwarz

Digital Control of Electric Drives

University of Guelph School of Engineering ENG 2410 Digital Design Fall There are 7 questions, answer all questions.

Sequential Logic Circuits

Let s now begin to formalize our analysis of sequential machines Powerful methods for designing machines for System control Pattern recognition Etc.

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

Chapter 6. Synchronous Sequential Circuits

6 Synchronous State Machine Design

Lecture 9: Digital Electronics

Clocked Sequential Circuits UNIT 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS. Analysis of Clocked Sequential Circuits. Signal Tracing and Timing Charts

Menu. Master-Slave Flip-Flop

CE1911 LECTURE FSM DESIGN PRACTICE DAY 1

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Transcription:

21062017 lectures Summer Semester 2017 Table of content 1 Combinational circuit design 2 Elementary combinatorial circuits for data transmission 3 Memory structures 4 Programmable logic devices 5 Algorithmic minimization approaches 51 Minimization of combinational Functions 52 State machine minimization 521 Characteristics of State Machines 522 Trivial state machine Simplification 523 Minimization according to Huffman & Mealy 524 The Moore Algorithm 6 Sequential circuit design 7 Testing digital circuits 2 1

21062017 52 State machine minimization 521 Characteristics of state machines 3 521 Characteristics of state machines - Moore and Mealy Machines - 4 2

21062017 521 Characteristics of state machines - Synthesis of sequential circuits - Specify the problem, circuit behaviour Definition of In- and Output variables Derive state diagram/ state table/ type of state machine (Moore, Mealy, ) => Result: uncoded state table of a certain type of machine; eg Moore Machine State coding Calculate FF equations Design circuit for the output function Choose type of flip flop and calculate flip-flops flops input functions Design of the circuit for the state transition function Eventual transformation of the logical expressions into suitable structured expressions Application in the circuit diagram 5 521 Characteristics of state machines - State machine tables - Transition Table Output Table x 1 x 2 x i x k x 1 X 2 x i x k z 1 n +1 z 2 z ij =g(x i,z j ) z j z l z 1 y ij=f(x i,z j ) z 2 z j z l 6 3

21062017 521 Characteristics of state machines - State machine tables - State transition table - of a Mealy-Machine - of a Moore Machine x 1 x 2 x i x k z 1 n+1 z 2 z ij / y ij z j z l z 1 x 1 x 2 x i x k zn+1 ij y 1 z 2 y 2 z j y u z l y v 7 521 Characteristics of state machines - State transition diagramm - State tranistion table of JK-FF 1X Present State S1 S2 Input JK Out put 00 0I I0 II Q S1 S2 S2 S1 S2 S2 S1 S1 I 0 00 S1 0 X1 S2 1 00 J = don t care K=1 J = 0 K=0 Note, that an input that does not have any influence on a certain transition is marked with an X at the according arrow (don t care) 8 4

21062017 521 Characteristics of state machines - Timing diagrams - Z0 Z1 Z2 Z3 Z4 9 522 Trivial state machine minimization 10 5

21062017 522 Trivial state machine Simplification 11 52 State machine minimization 523 Minimization according to Huffman & Mealy 12 6

21062017 52 State machine minimization 523 Minimization according to Huffman & Mealy Z n Z n+1 Y n Y n+1 X X 0 1 2 3 4 5 6 7 13 52 State machine minimization 523 Minimization according to Huffman & Mealy 14 7

21062017 52 State machine minimization 524 Minimization according to Huffman & Mealy 15 52 State machine minimization 523 Minimization according to Huffman & Mealy Z n Z n+1 Y n Y n+1 X X 0 0 I 0 0 0 1 3 7 P I 0 2 6 0 I I 0 3 1 4 I I 0 4 5 0 0 I 0 5 2 0 I I 0 6 2 0 I I 0 7 5 0 0 I 0 Z n Z n+1 Y n Y n+1 X X 16 8

21062017 52 State machine minimization 523 Minimization according to Huffman & Mealy 17 52 State machine minimization 523 Minimization according to Huffman & Mealy Z n Z n+1 Y n Y n+1 Z n Z n+1 Y n Y n+1 X X X X 18 9