l l l l l Advanced Prcess Technlgy Dynamic dv/dt Rating 175 C Operating Temperature Fast Switching Fully Avalanche Rated Descriptin Fifth Generatin HEXFETs frm Internatinal Rectifier utilize advanced prcessing techniques t achieve extremely lw n-resistance per silicn area. This benefit, cmbined with the fast switching speed and ruggedized device design that HEXFET Pwer MOSFETs are well knwn fr, prvides the designer with an extremely efficient and reliable device fr use in a wide variety f applicatins. The TO-220 package is universally preferred fr all cmmercial-industrial applicatins at pwer dissipatin levels t apprximately 50 watts. The lw thermal resistance and lw package cst f the TO-220 cntribute t its wide acceptance thrughut the industry. G IRF3415 HEXFET Pwer MOSFET D S TO-220AB PD - 91477E V DSS = 150V R DS(n) = 0.042Ω I D = 43A Abslute Maximum Ratings Parameter Max. Units I D @ T C = 25 C Cntinuus Drain Current, V GS @ V 43 I D @ T C = 0 C Cntinuus Drain Current, V GS @ V 30 A I DM Pulsed Drain Current 150 P D @T C = 25 C Pwer Dissipatin 200 W Linear Derating Factr 1.3 W/ C V GS Gate-t-Surce Vltage ± 20 V E AS Single Pulse Avalanche Energy 590 mj I AR Avalanche Current 22 A E AR Repetitive Avalanche Energy 20 mj dv/dt Peak Dide Recvery dv/dt ƒ 5.0 V/ns T J Operating Junctin and -55 t 175 T STG Strage Temperature Range C Sldering Temperature, fr secnds 300 (1.6mm frm case ) Munting trque, 6-32 r M3 srew lbf in (1.1N m) Thermal Resistance Parameter Typ. Max. Units R θjc Junctin-t-Case 0.75 R θcs Case-t-Sink, Flat, Greased Surface 0.50 C/W R θja Junctin-t-Ambient 62 01/25/05
Electrical Characteristics @ T J = 25 C (unless therwise specified) Parameter Min. Typ. Max. Units Cnditins V (BR)DSS Drain-t-Surce Breakdwn Vltage 150 V V GS = 0V, I D = 250µA V (BR)DSS / T J Breakdwn Vltage Temp. Cefficient 0.17 V/ C Reference t 25 C, I D = 1mA R DS(n) Static Drain-t-Surce On-Resistance 0.042 Ω V GS = V, I D = 22A V GS(th) Gate Threshld Vltage 2.0 4.0 V V DS = V GS, I D = 250µA g fs Frward Transcnductance 19 S V DS = 50V, I D = 22A I DSS Drain-t-Surce Leakage Current 25 V µa DS = 150V, V GS = 0V 250 V DS = 120V, V GS = 0V, T J = 150 C I GSS Gate-t-Surce Frward Leakage 0 V GS = 20V na Gate-t-Surce Reverse Leakage -0 V GS = -20V Q g Ttal Gate Charge 200 I D = 22A Q gs Gate-t-Surce Charge 17 nc V DS = 120V Q gd Gate-t-Drain ("Miller") Charge 98 V GS = V, See Fig. 6 and 13 t d(n) Turn-On Delay Time 12 V DD = 75V t r Rise Time 55 I D = 22A ns t d(ff) Turn-Off Delay Time 71 R G = 2.5Ω t f Fall Time 69 R D = 3.3Ω, See Fig. Between lead, L D Internal Drain Inductance 4.5 6mm (0.25in.) nh G frm package L S Internal Surce Inductance 7.5 and center f die cntact C iss Input Capacitance 2400 V GS = 0V C ss Output Capacitance 640 pf V DS = 25V C rss Reverse Transfer Capacitance 340 ƒ = 1.0MHz, See Fig. 5 D S Surce-Drain Ratings and Characteristics Parameter Min. Typ. Max. Units Cnditins I S Cntinuus Surce Current MOSFET symbl 43 (Bdy Dide) shwing the A G I SM Pulsed Surce Current integral reverse 150 (Bdy Dide) p-n junctin dide. V SD Dide Frward Vltage 1.3 V T J = 25 C, I S = 22A, V GS = 0V t rr Reverse Recvery Time 260 390 ns T J = 25 C, I F = 22A Q rr Reverse RecveryCharge 2.2 3.3 µc di/dt = 0A/µs D S Ntes: Repetitive rating; pulse width limited by max. junctin temperature. ( See fig. 11 ) V DD = 25V, starting T J = 25 C, L = 2.4mH R G = 25Ω, I AS = 22A. (See Figure 12) ƒ I SD 22A, di/dt 820A/µs, V DD V (BR)DSS, T J 175 C Pulse width 300µs; duty cycle 2%.
I D, Drain-t-Surce Current (A) 0 VGS VGS TOP 15V V 8.0V 7.0V 6.0V 5.5V 5.0V 5.5V TOP 15V V 8.0V 7.0V 6.0V 5.5V 5.0V 5.5V BOTTOM 4.5V BOTTOM 4.5V 4.5V I D, Drain-t-Surce Current (A) 0 4.5V 20us PULSE WIDTH T = 25 1 0 V DS, Drain-t-Surce Vltage (V) 20us PULSE WIDTH T = 175 1 0 V DS, Drain-t-Surce Vltage (V) Fig 1. Typical Output Characteristics Fig 2. Typical Output Characteristics I D, Drain-t-Surce Current (A) 0 T J = 25 C T J = 175 C V DS = 50V 20µs PULSE WIDTH 4 5 6 7 8 9 V GS, Gate-t-Surce Vltage (V) R DS(n), Drain-t-Surce On Resistance (Nrmalized) 3.0 I D = 37A 2.5 2.0 1.5 1.0 0.5 V GS = V 0.0-60 -40-20 0 20 40 60 80 0 120 140 160 180 T J, Junctin Temperature ( C) Fig 3. Typical Transfer Characteristics Fig 4. Nrmalized On-Resistance Vs. Temperature
C, Capacitance (pf) 6000 VGS = 0V, f = 1MHz Ciss = Cgs Cgd, C ds SHORTED C = 5000 rss Cgd Css = Cds Cgd 4000 C iss 3000 2000 C ss C rss 0 1 0 V DS, Drain-t-Surce Vltage (V) V GS, Gate-t-Surce Vltage (V) 20 16 12 8 4 I = D 22A V DS = 120V V DS = 75V V DS = 30V FOR TEST CIRCUIT SEE FIGURE 13 0 0 40 80 120 160 200 Q G, Ttal Gate Charge (nc) Fig 5. Typical Capacitance Vs. Drain-t-Surce Vltage Fig 6. Typical Gate Charge Vs. Gate-t-Surce Vltage I SD, Reverse Drain Current (A) 0 1 T = 175 T = 25 V GS = 0 V 0.1 0.2 0.6 1.0 1.4 1.8 V SD,Surce-t-Drain Vltage (V) I D, Drain Current (A) 0 OPERATION IN THIS AREA LIMITED BY R DS(n) us 0us 1ms T = 25 C ms C T = 175 Single Pulse 1 1 0 V DS, Drain-t-Surce Vltage (V) Fig 7. Typical Surce-Drain Dide Frward Vltage Fig 8. Maximum Safe Operating Area
50 V DS R D I D, Drain Current (A) 40 30 20 Fig a. Switching Time Test Circuit V DS 90% R G V GS V Pulse Width 1 µs Duty Factr 0.1 % D.U.T. - V DD 0 25 50 75 0 125 150 175 T C, Case Temperature ( C) Fig 9. Maximum Drain Current Vs. Case Temperature % V GS t d(n) t r t d(ff) t f Fig b. Switching Time Wavefrms 1 Thermal Respnse (Z thjc ) 0.1 D = 0.50 0.20 0. 0.05 PDM t1 0.02 SINGLE PULSE t2 0.01 (THERMAL RESPONSE) Ntes: 1. Duty factr D = t 1 / t 2 0.01 2. Peak T J= P DM x Z thjc TC 0.00001 0.0001 0.001 0.01 0.1 1 t 1, Rectangular Pulse Duratin (sec) Fig 11. Maximum Effective Transient Thermal Impedance, Junctin-t-Case
15V V DS L DRIVER R G D.U.T I AS - V DD A 20V tp 0.01Ω Fig 12a. Unclamped Inductive Test Circuit V (BR)DSS tp E AS, Single Pulse Avalanche Energy (mj) 1400 1200 800 600 400 200 TOP BOTTOM I D 9.0A 16A 22A 0 25 50 75 0 125 150 175 Starting T, Junctin Temperature J ( C) Fig 12c. Maximum Avalanche Energy Vs. Drain Current I AS Fig 12b. Unclamped Inductive Wavefrms Current Regulatr Same Type as D.U.T. 50KΩ Q G 12V.2µF.3µF V Q GS Q GD D.U.T. V - DS V G V GS 3mA Charge I G I D Current Sampling Resistrs Fig 13a. Basic Gate Charge Wavefrm Fig 13b. Gate Charge Test Circuit
Peak Dide Recvery dv/dt Test Circuit D.U.T ƒ - Circuit Layut Cnsideratins Lw Stray Inductance Grund Plane Lw Leakage Inductance Current Transfrmer - - R G dv/dt cntrlled by R G Driver same type as D.U.T. I SD cntrlled by Duty Factr "D" D.U.T. - Device Under Test - V DD Driver Gate Drive Perid P.W. D = P.W. Perid V GS =V * D.U.T. I SD Wavefrm Reverse Recvery Current Bdy Dide Frward Current di/dt D.U.T. V DS Wavefrm Dide Recvery dv/dt V DD Re-Applied Vltage Inductr Curent Bdy Dide Frward Drp Ripple 5% I SD * V GS = 5V fr Lgic Level Devices Fig 14. Fr N-Channel HEXFETS
TO-220AB Package Outline TO-220AB Part Marking Infrmatin EXAMPLE: THIS IS AN IRF LOT CODE 1789 AS S EMBLED ON WW 19, 1997 IN T HE AS S EMBLY LINE "C" Nte: "P" in assembly line psitin indicates "Lead-Free" INTE RNAT IONAL RECTIFIER LOGO ASSEMBLY LOT CODE PART NUMBER DAT E CODE YEAR 7 = 1997 WE E K 19 LINE C TO-220AB package is nt recmmended fr Surface Munt Applicatin. IR WORLD HEADQUARTERS: 233 Kansas St., El Segund, Califrnia 90245, USA Tel: (3) 252-75 TAC Fax: (3) 252-7903 Visit us at www.irf.cm fr sales cntact infrmatin. 01/05
Nte: Fr the mst current drawings please refer t the IR website at: http://www.irf.cm/package/