DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs

Similar documents
54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators

DM7446A DM5447A DM7447A BCD to 7-Segment Decoders Drivers

54LS20 DM54LS20 DM74LS20 Dual 4-Input NAND Gates

54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates

54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers

54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers

54LS256 DM74LS256 Dual 4-Bit Addressable Latch

DM54LS259 DM74LS259 8-Bit Addressable Latches

9321 DM9321 Dual 1-of-4 Decoder

Features. Y LS174 contains six flip-flops with single-rail outputs. Y LS175 contains four flip-flops with double-rail outputs

54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers

93L34 8-Bit Addressable Latch

9312 DM9312 One of Eight Line Data Selectors Multiplexers

DM74LS375 4-Bit Latch

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

DM74LS90 DM74LS93 Decade and Binary Counters

54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops

DM54LS73A DM74LS73A Dual Negative-Edge-Triggered

Features. Y TRI-STATE versions LS157 and LS158 with same pinouts. Y Schottky-clamped for significant improvement in A-C.

DM54LS450 DM74LS Multiplexer

9334 DM Bit Addressable Latch

DM5490 DM7490A DM7493A Decade and Binary Counters

CD4028BM CD4028BC BCD-to-Decimal Decoder

MM54HC148 MM74HC Line Priority Encoder

54173 DM54173 DM74173 TRI-STATE Quad D Registers

MM54HC08 MM74HC08 Quad 2-Input AND Gate

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

DM74LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

MM54HC154 MM74HC154 4-to-16 Line Decoder

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

DM74LS11 Triple 3-Input AND Gates

CD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate

DM74LS02 Quad 2-Input NOR Gates

CGS74CT to 4 Minimum Skew (300 ps) Clock Driver

DM74LS138, DM74LS139 Decoders/Demultiplexers

MM54C221 MM74C221 Dual Monostable Multivibrator

54LS160A DM74LS160A 54LS162A DM74LS162A Synchronous Presettable BCD Decade Counters

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

54AC 74AC11 Triple 3-Input AND Gate

Features. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch

MM54C14 MM74C14 Hex Schmitt Trigger

Features. Y Wide supply voltage range 3V to 15V. Y Guaranteed noise margin 1V. Y High noise immunity 0 45 VCC (typ )

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

CD4013BM CD4013BC Dual D Flip-Flop

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

DM7445 BCD to Decimal Decoders/Drivers

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

DM74LS181 4-Bit Arithmetic Logic Unit

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

DM7442A BCD to Decimal Decoders

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

DM74LS90/DM74LS93 Decade and Binary Counters

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

DM7446A, DM7447A BCD to 7-Segment Decoders/Drivers

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register

Features Y Wide analog input voltage range g6v. Y Low on resistance 50 typ (VCC V EE e4 5V) Y Logic level translation to enable 5V logic with g5v

74LVX573 Low Voltage Octal Latch with TRI-STATE Outputs

DM74LS08 Quad 2-Input AND Gates

74VHC00 74VHCT00 Quad 2-Input NAND Gate

74F139 Dual 1-of-4 Decoder/Demultiplexer

DM74LS02 Quad 2-Input NOR Gate

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

DM7404 Hex Inverting Gates

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

74F138 1-of-8 Decoder/Demultiplexer

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

DM74LS05 Hex Inverters with Open-Collector Outputs

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

74F365 Hex Buffer/Driver with 3-STATE Outputs

54AC32 Quad 2-Input OR Gate

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

54F 74F138 1-of-8 Decoder Demultiplexer

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

54AC 74AC138 54ACT 74ACT138 1-of-8 Decoder Demultiplexer

LH0094 Multifunction Converter

LM135 LM235 LM335 LM135A LM235A LM335A Precision Temperature Sensors

DM74LS670 3-STATE 4-by-4 Register File

DM Bit Addressable Latch

DM54LS181 DM74LS181 4-Bit Arithmetic Logic Unit

54F 74F253 Dual 4-Input Multiplexer with TRI-STATE Outputs

Outputs 74VHC245 74VHCT245. Octal Bidirectional Transceiver with TRI-STATE Outputs

CD4028BC BCD-to-Decimal Decoder


Transcription:

DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs General Description The LS47 accepts four lines of BCD (8421) input data generates their complements internally and decodes the data with seven AND OR gates having open-collector outputs to drive indicator segments directly Each segment output is guaranteed to sink 24 ma in the ON (LOW) state and withstand 15V in the OFF (HIGH) state with a maximum leakage current of 250 ma Auxiliary inputs provided blanking lamp test and cascadable zero-suppression functions Connection Diagram Features Y Y Y Y Dual-In-Line Package Open-collector outputs Drive indicator segments directly Cascadable zero-suppression capability Lamp test input TL F 9817 1 Order Number DM54LS47J DM54LS47W DM74LS47M or DM74LS47N See NS Package Number J16A M16A N16E or W16A Pin Names A0 A3 RBI LT BI RBO a g OC Open Collector Description BCD Inputs Ripple Blanking Input (Active LOW) Lamp Test Input (Active LOW) Blanking Input (Active LOW) or Ripple Blanking Output (Active LOW) Segment Outputs (Active LOW) July 1992 DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs C1995 National Semiconductor Corporation TL F 9817 RRD-B30M115 Printed in U S A

Absolute Maximum Ratings (Note) If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range DM54LS b55 Ctoa125 C DM74LS 0 Ctoa70 C Storage Temperature Range b65 Ctoa150 C Recommended Operating Conditions Symbol Parameter Note The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed The device should not be operated at these limits The parametric values defined in the Electrical Characteristics table are not guaranteed at the absolute maximum ratings The Recommended Operating Conditions table will define the conditions for actual device operation DM54LS47 DM74LS47 Min Nom Max Min Nom Max V CC Supply Voltage 4 5 5 5 5 4 75 5 5 25 V V IH High Level Input Voltage 2 2 V V IL Low Level Input Voltage 0 7 0 8 V I OH High Level Output Current a b g 15V e V OH Units b50 b250 ma I OH High Level Output Current BI RBO b50 ma I OL Low Level Output Current 12 24 ma T A Free Air Operating Temperature b55 125 0 70 C OFF state at a g Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted) Symbol Parameter Conditions Min Typ (Note 1) V I Input Clamp Voltage V CC e Min I I eb18 ma b1 5 V V OH High Level V CC e Min I OH e Max DM54 2 4 Output Voltage V IL e Max BI RBO DM74 2 7 3 4 I OFF Output High Current V CC e 5 5V V O e 15V a b g Segment Outputs V OL Low Level V CC e Min I OL e Max DM54 0 4 Output Voltage V IH e Min a b g DM74 0 35 0 5 Max Units V 250 ma I OL e 3 2 ma BI RBO DM74 0 5 V I OL e 12 ma a g DM74 0 25 0 4 I OL e 1 6 ma BI RBO DM74 0 4 I I Input Current Max V CC e Max V I e 7V DM74 Input Voltage V CC e Max V I e 10V DM54 100 ma I IH High Level Input Current V CC e Max V I e 2 7V 20 ma I IL Low Level Input Current V CC e Max V I e 0 4V b0 4 ma I OS Short Circuit V CC e Max DM54 b0 3 b2 0 Output Current (Note 2) I OS at BI RBO DM74 b0 3 b2 0 I CC Supply Current V CC e Max 13 ma Note 1 All typicals are at V CC e 5V T A e 25 C Note 2 Not more than one output should be shorted at a time and the duration should not exceed one second ma 2

Switching Characteristics at V CC ea5 0V T A ea25 C R L e 665X Symbol Parameter Conditions C L e 15 pf Units Min Max t PLH Propagation Delay 100 t PHL An to a g 100 ns t PLH Propagation Delay 100 t PHL RBI to a g 100 ns LT e HIGH A0 A3 e LOW Functional Description The LS47 decodes the input data in the pattern indicated in the Truth Table and the segment identification illustration If the input data is decimal zero a LOW signal applied to the RBI blanks the display and causes a multidigit display For example by grounding the RBI of the highest order decoder and connecting its BI RBO to RBI of the next lowest order decoder etc leading zeros will be suppressed Similarly by grounding RBI of the lowest order decoder and connecting its BI RBO to RBI of the next highest order decoder etc trailing zeros will be suppressed Leading and trailing zeros can be suppressed simultaneously by using external gates i e by driving RBI of a intermediate decoder from an OR gate whose inputs are BI RBO of the next highest and lowest order decoders BI RBO also serves as an unconditional blanking input The internal NAND gate that generates the RBO signal has a resistive pull-up as opposed to a totem pole and thus BI RBO can be forced LOW by external means using wired-collector logic A LOW signal thus applied to BI RBO turns off all segment outputs This blanking feature can be used to control display intensity by varying the duty cycle of the blanking signal A LOW signal applied to LT turns on all segment outputs provided that BI RBO is not forced LOW 3

Logic Diagram TL F 9817 3 Numerical Designations Resultant Displays TL F 9817 4 4

Logic Symbol Truth Table Decimal or Function Inputs V CC e Pin 16 GND e Pin 8 TL F 9817 2 Outputs LT RBI A3 A2 A1 A0 BI RBO a b c d e f g 0 H H L L L L H L L L L L L H 1 1 H X L L L H H H L L H H H H 1 2 H X L L H L H L L H L L H L 3 H X L L H H H L L L L H H L Note 4 H X L H L L H H L L H H L L 5 H X L H L H H L H L L H L L 6 H X L H H L H H H L L L L L 7 H X L H H H H L L L H H H H 8 H X H L L L H L L L L L L L 9 H X H L L H H L L L H H L L 10 H X H L H L H H H H L L H L 11 H X H L H H H H H L L H H L 12 H X H H L L H H L H H H L L 13 H X H H L H H L H H L H L L 14 H X H H H L H H H H L L L L 15 H X H H H H H H H H H H H H BI X X X X X X L H H H H H H H 2 RBI H L L L L L L H H H H H H H 3 LT L X X X X X H L L L L L L L 4 Note 1 BI RBO is wire-and logic serving as blanking input (BI) and or ripple-blanking output (RBO) The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired and ripple-blanking input (RBI) must be open or at a HIGH level if blanking or a decimal 0 is not desired X e input may be HIGH or LOW Note 2 When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition Note 3 When ripple-blanking input (RBI) and inputs A0 A1 A2 and A3 are LOW level with the lamp test input at HIGH level all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition) Note 4 When the blanking input ripple-blanking output (BI RBO) is open or held at a HIGH level and a LOW level is applied to lamp test input all segment outputs go to a LOW level 5

6

Physical Dimensions inches (millimeters) 16-Lead Ceramic Dual-In-Line Package (J) Order Number DM54LS47J NS Package Number J16A 16-Lead Small Outline Molded Package (M) Order Number DM74LS47M NS Package Number M16A 7

DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs Physical Dimensions inches (millimeters) (Continued) LIFE SUPPORT POLICY 16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS47N NS Package Number N16E 16-Lead Ceramic Flat Package (W) Order Number DM54LS47W NS Package Number W16A NATIONAL S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or 2 A critical component is any component of a life systems which (a) are intended for surgical implant support device or system whose failure to perform can into the body or (b) support or sustain life and whose be reasonably expected to cause the failure of the life failure to perform when properly used in accordance support device or system or to affect its safety or with instructions for use provided in the labeling can effectiveness be reasonably expected to result in a significant injury to the user National Semiconductor National Semiconductor National Semiconductor National Semiconductor Corporation Europe Hong Kong Ltd Japan Ltd 1111 West Bardin Road Fax (a49) 0-180-530 85 86 13th Floor Straight Block Tel 81-043-299-2309 Arlington TX 76017 Email cnjwge tevm2 nsc com Ocean Centre 5 Canton Rd Fax 81-043-299-2408 Tel 1(800) 272-9959 Deutsch Tel (a49) 0-180-530 85 85 Tsimshatsui Kowloon Fax 1(800) 737-7018 English Tel (a49) 0-180-532 78 32 Hong Kong Fran ais Tel (a49) 0-180-532 93 58 Tel (852) 2737-1600 Italiano Tel (a49) 0-180-534 16 80 Fax (852) 2736-9960 National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.