Electrical Characterization with SPM Application Modules

Similar documents
Agilent Technologies. Scanning Microwave Microscopy (SMM)

SUPPLEMENTARY INFORMATION

Thin Film Transistors (TFT)

Scanning capacitance spectroscopy of an Al x Ga 1Àx NÕGaN heterostructure field-effect transistor structure: Analysis of probe tip effects

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Other SPM Techniques. Scanning Probe Microscopy HT10

Scanning Probe Microscopy (SPM)

Scanning Tunneling Microscopy

Instrumentation and Operation

Ferroelectric Circuit Equations

Nitride HFETs applications: Conductance DLTS

MOS CAPACITOR AND MOSFET

Ferroelectric HfO 2 Thin Films

Magnetic Force Microscopy (MFM) F = µ o (m )H

Industrial standardization and quantification of the carrier concentration in semiconductor devices using electric SPM

Dopant Concentration Measurements by Scanning Force Microscopy

Classification of Solids

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Solid State Device Fundamentals

Fig. 8.1 : Schematic for single electron tunneling arrangement. For large system this charge is usually washed out by the thermal noise

Switching Current Study: Hysteresis Measurement of Ferroelectric Capacitors using Current-Voltage Measurement Method

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Chapter 3 Basics Semiconductor Devices and Processing

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

ECE 340 Lecture 39 : MOS Capacitor II

FIB Voltage Contrast for Failure Localisation on CMOS Circuits an Overview

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 53, NO. 3, MARCH

Midterm I - Solutions

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

Supplementary Information. Characterization of nanoscale temperature fields during electromigration of nanowires

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

From nanophysics research labs to cell phones. Dr. András Halbritter Department of Physics associate professor

Supplementary Information for. Effect of Ag nanoparticle concentration on the electrical and

Semiconductor Memories

Integrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System Design

Lecture 2 Thin Film Transistors

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

an introduction to Semiconductor Devices

Junction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

Supporting Information

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012

6.012 Electronic Devices and Circuits Spring 2005

Characterization of electric charge carrier transport in organic semiconductors by time-of-flight technique

SUPPLEMENTARY INFORMATION

Intermittent-Contact Mode Force Microscopy & Electrostatic Force Microscopy (EFM)

MOS Transistor I-V Characteristics and Parasitics

During such a time interval, the MOS is said to be in "deep depletion" and the only charge present in the semiconductor is the depletion charge.

GRAPHENE ON THE Si-FACE OF SILICON CARBIDE USER MANUAL

Scanning Probe Microscopy (SPM)

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Microwave imaging at the nanoscale: quantitative measurements for semiconductor devices, materials science and bio-applications

Supplementary Information for. Non-volatile memory based on ferroelectric photovoltaic effect

Introduction to Power Semiconductor Devices

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

The needs and challenges of electrical measurements for micro/nanoelectronic devices.

Ch/ChE 140a Problem Set #3 2007/2008 SHOW ALL OF YOUR WORK! (190 Points Total) Due Thursday, February 28 th, 2008

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Quantitative Scanning Capacitance Spectroscopy on GaAs and InAs Quantum Dots

12/10/09. Chapter 18: Electrical Properties. View of an Integrated Circuit. Electrical Conduction ISSUES TO ADDRESS...

Section 12: Intro to Devices

EE130: Integrated Circuit Devices

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Transformation dependence of lead zirconate titanate (PZT) as shown by PiezoAFM surface mapping of Sol-gel produced PZT on various substrates.

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Most matter is electrically neutral; its atoms and molecules have the same number of electrons as protons.

MOSFET: Introduction

Chapter 5 Nanomanipulation. Chapter 5 Nanomanipulation. 5.1: With a nanotube. Cutting a nanotube. Moving a nanotube

From Hall Effect to TMR

Lecture 04 Review of MOSFET

Characterization of Irradiated Doping Profiles. Wolfgang Treberspurg, Thomas Bergauer, Marko Dragicevic, Manfred Krammer, Manfred Valentan

Digital Integrated Circuits A Design Perspective

Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

INTERNATIONAL TECHNOLOGY ROADMAP SEMICONDUCTORS 2001 EDITION METROLOGY FOR

Magnetic and optic sensing. Magnetic sensors

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

GaN based transistors

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer

Nanoelectronics. Topics

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

ECE Semiconductor Device and Material Characterization

Lecture 25. Semiconductor Memories. Issues in Memory

Supporting Online Material for

SCANNING THERMAL MICROSCOPY OF THERMOELECTRIC PULSED LASER DEPOSITED NANOSTRUCTURES

Session 6: Solid State Physics. Diode

EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer

MICRO-SCALE SHEET RESISTANCE MEASUREMENTS ON ULTRA SHALLOW JUNCTIONS

Vanadium Dioxide (VO 2 ) is also a Ferroelectric: Properties from Memory Structures

Reducing Film Thickness in Lead Zirconate Titanate Thin Film Capacitors

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea

Transcription:

Electrical Characterization with SPM Application Modules

Metrology, Characterization, Failure Analysis: Data Storage Magnetoresistive (MR) read-write heads Semiconductor Transistors Interconnect Ferroelectric thin films capacitors Conductive Polymers

Modular Electrical Characterization SPM plus multiple modules: CAFM, TUNA, SCM, SSRM Modules can be exchanged in five minutes or less Available for the Digital Instruments Dimension and MultiMode SPM systems MultiMode Head with Module Dimension Head with Module

Scanning Capacitance Microscopy (SCM)

Scanning Capacitance Microscopy Spatial resolution: 15-20nm Dynamic range: 10 15-10 20 atoms/cm 3 2-D imaging and local C-V spectra Main application: 2-D dopant profiling in semiconductors: Si & compound Process evaluation Is the implant there? Does the implanted region have the correct concentration value and dimensions? Failure analysis TCAD simulator calibration R&D: quantum dots, FerroElectrics, etc.

SCM Principle of Operation SiO 2 Si = MIS capacitor capacitance AC voltage Maps 2D carrier/dopant profiles Metalized tip and semiconductor sample for metal-insulator-semiconductor capacitor AC bias is applied to sample and resulting change in capacitance is monitored

SCM Example Topography SCM dc/dv n p n p n Scan size: 15x7.5 µm Sample: Cross-sectioned isolation area between 2 bipolar transistors Topography shows some detail (polished cross section) SCM dc/dv image shows depleted & doped regions (n- and p-type)

SCM Example: Ion Implanted device SCM dc/dv Phase Topography 200nm 10.0V SCM image (right) of Si structure: n-type implant (dark areas) in p-type substrate. Additional (shallower) p-type implant ~200nm-wide can be observed at high lateral resolution.

SCM Example: Silicon DRAM Cells Topography SCM dc/dv Amplitude SCM dc/dv Phase 200nm 10.0V 5.0V The 3 images are obtained simultaneously. See next slide for details.

SCM Example: Silicon DRAM Cells SCM dc/dv Amplitude 10.0V SCM dc/dv Phase 5.0V The phase image differentiates between p-type (bright color) and n-type (dark color) doped areas. The SCM dc/dv amplitude image shows the relative magnitude of the carrier concentration

Bell Labs Vertical Transistor TEM SCM S 50nm D Courtesy of Rafi Kleiman, Bell Labs Unlike TEM, SCM shows differently-doped areas, including source, drain, and well

SCM Failure Analysis Example SCM dc/dv (amplitude) images 15x7.5 µm scans. Sample: good & failed (right) device Image of the failed device (right) shows a short circuit between 2 doped regions explaining the high leakage of this device. Device on left is good.

SCM dc/dv - V curves on doped silicon n-type Si 2x10 17 at./cm 3 p-type Si 3x10 19 at./cm 3 SCM can measure the dc/dv versus bias voltage at a fixed x,y position. Sign of DC/DV curve differentiates n-type and p-type -

FerroElectric (FE) Materials Characterization SCM can be used to image the domain state in FE materials Resolution: ~10 nm High capacitance sensitivity: 10-22 F/ Hz measure the local (10 nm) dc/dv-v, C-V and Polarization curves on single grains or small FE capacitors modify the local domain state by applying DC voltage pulses

SCM on FerroElectric Film SCM dc/dv Topography 25 µm scans Sample: PZT FerroElectric (FE) film FE domain polarization can be manipulated and imaged with SCM

SCM for FerroElectric applications conductive SCM probe FE-film capacitance Out of phase in phase bottom electrode (Pt) AC voltage FE capacitor

SCM for FerroElectric applications SCM measures dc/dv The sign of dc/dv is a measure of domain polarization Signal in area 1: dc/dv + and - Signal in area 2: dc/dv always + C dc/dv V V 2 1

dc/dv - V spectra w/ SCM on ferroelectrics dc/dv spectra can be measured with SCM when the probe is held in a fixed position. Exclusive to SCM.

SCM dc/dv - V & hysteresis spectra of FerroElectrics dc/dv (a.u.) C (a.u.) -4-2 0 2 4 voltage (V) P (a.u.) C-V & Polarization spectra can be obtained by integration of the SCM dc/dv spectrum. -4-2 0 2 4 voltage (V)

FerroElectric characterization: Macroscopic vs. SCM polarization curve 20 15 Macroscopic (large area-mm) SCM (single grain) Polarization (µc/cm 2 ) 10 5 0-5 -10-15 1 V 3 V 5 V Polarization (a.u.) -20-6 -4-2 0 2 4 6 Drive Voltage (V) -6-4 -2 0 2 4 6 Drive Voltage (V) (macroscopic data supplied by Hyundai)

SCM dc/dv curves on sub-micrometer FerroElectric capacitors FIB-milled 0.5 µm FE capacitor: SCM dc/dv & polarization curves measured on this capacitor: 1.0 6 4 dc/dv (a.u.) 0.5 0.0-0.5 int(capacitance) (a.u.) 2 0-2 -4-1.0-4 -2 0 2 4-6 -4-2 0 2 4 voltage (V) voltage (V)

SCM FerroElectric Domain Imaging Topography Image dc/dv Phase Image 2 1 signal in area 2: dc/dv always positive Topography and SCM dc/dv phase images of a FerroElectric thin film deposited on top of Pt electrode Topography shows granular structure of thin film with 20-100nm sized grains. dc/dv phase image shows polarization state of individual grain

SCM FerroElectric Domain Imaging dc/dv V 2 1 signal in area 2 of plots signal in area 1 of plots Left: Boxed area in Phase image in previous slide Right: Same area but now with a DC voltage of 5V applied. The DC voltage changes the polarization such that all grains have the same polarization state.

FerroElectric grain Domain Manipulation & Imaging with SCM A single FerroElectric grain s polarity is switched by applying a DC voltage pulse (~1ms) of -5V when the probe is positioned on the grain. Note the apparent presence of domain boundary within the grain SCM is used for domain imaging before (left) and after manipulation.

Veeco Metrology Group