Quad 2-Input OR Gate High-Performance Silicon-Gate CMOS

Similar documents
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

Dual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

Quad 2-Input NAND Gate with Open-Drain Outputs High-Performance Silicon-Gate CMOS

Hex 3-State Noninverting Buffer with Common Enables High-Performance Silicon-Gate CMOS

8-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

Dual D Flip-Flop with Set and Reset

Octal 3-State Inverting Transparent Latch High-Performance Silicon-Gate CMOS

Dual J-K Flip-Flop with Set and Reset

Quad 2-Input Data Selectors/Multiplexer High-Performance Silicon-Gate CMOS

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

Octal 3-State Noninverting Transparent Latch

8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS

KK74HC221A. Dual Monostable Multivibrator TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE

MC14175BDR2G. Quad Type D Flip Flop

Programmable Timer High-Performance Silicon-Gate CMOS

MC74HC165A. 8 Bit Serial or Parallel Input/ Serial Output Shift Register. High Performance Silicon Gate CMOS

Dual 4-Input AND Gate

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

Dual 4-Input AND Gate

MC74HC595A. 8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs. High Performance Silicon Gate CMOS

Triple 3-Input NOR Gate

MC14099B. 8 Bit Addressable Latches

IN74HC05A Hex Inverter with Open-Drain Outputs

PI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

Presettable Counters High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting Transparent Latch

MC14015B. Dual 4 Bit Static Shift Register

MC14040B. 12-Bit Binary Counter

HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

SOTiny Gate STX. Input. Descriptio n. Features. Block Diagram. Pin Configuration. Recommended Operating Conditions (1) Pin Description.

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

CMOS BCD-to-7-Segment Latch Decoder Drivers IW4511B TECHNICAL DATA PIN ASSIGNMENT. Rev. 00

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

MC74VHC1GT125. Noninverting Buffer / CMOS Logic Level Shifter with LSTTL Compatible Inputs

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

MC14503B. Hex Non-Inverting 3-State Buffer

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

MC74HC74A. Dual D Flip-Flop with Set and Reset. High Performance Silicon Gate CMOS

MC74HC573A. Octal 3 State Noninverting Transparent Latch. High Performance Silicon Gate CMOS

MC14175BFELG. Quad Type D Flip Flop

MC14042B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

MC14043B, MC14044B CMOS MSI. Quad R S Latches

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

MC74HC74A. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MC14029B. Binary/Decade Up/Down Counter

SOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MC14174B/D. Hex Type D Flip-Flop

MC74HCT373A/D. Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs. High Performance Silicon Gate CMOS

MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS

Octal 3-State Noninverting D Flip-Flop

Top View. Top View. V DS Gate-Source Voltage ±8 ±8 Continuous Drain Current Pulsed Drain Current C V GS I D -2.5 I DM P D 0.

MC14008B. 4 Bit Full Adder

MC14043B, MC14044B CMOS MSI. Quad R S Latches

PI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description

V DS. 100% UIS Tested 100% R g Tested. Top View. Top View S2 G2

MM74HC157 Quad 2-Input Multiplexer

MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS

MC14027B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor

8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

AO V Complementary Enhancement Mode Field Effect Transistor

8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

Top View. Top View S2 G2 S1 G1

onlinecomponents.com OPTOLOGIC OPTICAL INTERRUPTER SWITCH QVE00112 PACKAGE DIMENSIONS FEATURES 6/10/04

MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MC14008B. 4-Bit Full Adder

MM74HC175 Quad D-Type Flip-Flop With Clear

NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor

Converter - Brake - Inverter Module (CBI2)

MM74HC151 8-Channel Digital Multiplexer

Converter - Brake - Inverter Module (CBI2)

MC74HC393. Dual 4 Stage Binary Ripple Counter. High Performance Silicon Gate CMOS

NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor

Schmitt-Trigger Inverter/ CMOS Logic Level Shifter

MC74HC390. Dual 4 Stage Binary Ripple Counter with 2 and 5 Sections. High Performance Silicon Gate CMOS

MC14027B. Dual J K Flip Flop

MC14007UBF. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION

MM74HC00 Quad 2-Input NAND Gate

MC74HC273A. Octal D Flip Flop with Common Clock and Reset. High Performance Silicon Gate CMOS

MC14174B/D. Hex Type D Flip Flop

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NDH834P P-Channel Enhancement Mode Field Effect Transistor

2 Input NAND Gate L74VHC1G00

EECS 141: FALL 00 MIDTERM 2

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MM74HC175 Quad D-Type Flip-Flop With Clear

NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor

MM74HC32 Quad 2-Input OR Gate

MC14020B. 14 Bit Binary Counter

High Performance Silicon Gate CMOS

MC74VHC244. Octal Bus Buffer

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

Transcription:

TECNICAL DATA Quad 2-Inpu OR ae igh-performance Silicon-ae CMOS The is idenical in pinou o he LS/ALS32. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LS/ALSTTL oupus. Oupus Direcly Inerface o CMOS, NMOS, and TTL Operaing Range: 2. o 6. Low Inpu Curren:. µa igh Noise Immuniy Characerisic of CMOS Devices N SUFFIX PLASTIC DIP D SUFFIX SOIC ORDERIN INFORMATION N Plasic DIP D SOIC T A = -55 o 25 C for all packages LOIC DIARAM PIN ASSINMENT FUNCTION TABLE PIN = PIN 7 = ND Inpus Oupu A B Y L L L L L L LOW volage level I volage level

MAXIMUM RATINS * Symbol Parameer alue Uni DC Supply (Referenced o ND) -.5 o +7. IN DC Inpu (Referenced o ND) -.5 o +.5 OUT DC Oupu (Referenced o ND) -.5 o +.5 I IN DC Inpu Curren, per Pin ±2 ma I OUT DC Oupu Curren, per Pin ±25 ma I CC DC Supply Curren, and ND Pi ±5 ma P D Power Dissipaion in Sill Air, Plasic DIP+ SOIC Package+ Tsg Sorage Temperaure -65 o +5 C T L Lead Temperaure, mm from Case for Seconds (Plasic DIP or SOIC Package) 75 5 * Maximum Raings are hose values beyond which damage o he device may occur. Funcional operaion should be resriced o he Recommended Operaing Condiio. +Deraing - Plasic DIP: - mw/ C from 65 o 25 C SOIC Package: : - 7 mw/ C from 65 o 25 C mw 26 C RECOMMENDED OPERATIN CONDITIONS Symbol Parameer Min Max Uni DC Supply (Referenced o ND) 2. 6. IN, OUT DC Inpu, Oupu (Referenced o ND) T A Operaing Temperaure, All Package Types -55 +25 C r, f Inpu Rise and Fall Time (Figure ) =2. = =6. 5 4 This device conai proecion circuiry o guard agai damage due o high saic volages or elecric fields. owever, precauio mus be aken o avoid applicaio of any volage higher han maximum raed volages o his high-impedance circui. For proper operaion, IN and OUT should be corained o he range ND ( IN or OUT ). Unused inpus mus always be ied o an appropriae logic volage level (e.g., eiher ND or ). Unused oupus mus be lef open.

DC ELECTRICAL CARACTERISTICS (s Referenced o ND) Symbol Parameer Tes Condiio -55 C o 25 C I Minimum igh- Level Inpu IL Maximum Low - Level Inpu O Minimum igh- Level Oupu OUT = -. I OUT 2 µa OUT =. or -. I OUT 2 µa IN = I or IL I OUT 2 µa 2. 6. 2. 6. 2. 6..5 3.5.5.35.8.9 uaraneed Limi 85 C 25 C Uni.5 3.5.5.35.8.9.5 3.5.5.35.8.9 IN = I or IL I OUT 4. ma I OUT 5.2 ma 6. 3.98 5.48 3.84 5.34 3.7 5.2 OL Maximum Low- Level Oupu IN = IL I OUT 2 µa 2. 6.......... I IN I CC Maximum Inpu Leakage Curren Maximum Quiescen Supply Curren (per Package) IN = IL I OUT 4. ma I OUT 5.2 ma 6..26.26.33.33.4.4 IN = or ND 6. ±. ±. ±. µa IN = or ND I OUT =µa 6.. 4 µa

AC ELECTRICAL CARACTERISTICS (C L =5 pf,inpu r = f =6., I =, IL = ) Symbol Parameer -55 C o 25 C PL, PL TL, TL Maximum Propagaion Delay, Inpu A or B o Oupu Y (Figures and 2) Maximum Oupu Traiion Time, Any Oupu (Figures and 2) 2. 6. 2. 6. 75 5 3 75 5 3 uaraneed Limi 85 C 25 C Uni C IN Maximum Inpu Capaciance - pf 95 9 6 95 9 6 22 9 22 9 C PD Power Dissipaion Capaciance (Per ae) Used o deermine he no-load dynamic power coumpion: P D =C PD 2 f+i CC Typical @25 C, =5. 2 pf INPUT A or B OUTPUT Y PL r 9% 5% % 9% 5% % f PL ND DEICE UNDER TEST OUTPUT TEST POINT C L * TL TL Figure. Swiching Waveforms * Includes all probe and jig capaciance Figure 2. Tes Circui EXPANDED LOIC DIARAM (/4 of he Device)

N SUFFIX PLASTIC DIP (MS - AA) NOTES: A F.25 (.) M T. Dimeio A, B do no include mold flash or prorusio. Maximum mold flash or prorusio.25 mm (.) per side. 8 7 D N B -T- SEATIN 5.27 PLANE K D M J F J 8.25 (.) M T C M NOTES: K..25. Dimeio A and B do no include mold flash or prorusion. M.9.25 2. Maximum mold flash or prorusion.5 mm (.6) per side P 5.8 6.2 for A; for B.25 mm (.) per side. R.25.5 C -T- K SEATIN PLANE M L J Dimeion, mm Symbol MIN MAX A 8.67 9.69 B 6. 7. C 5.33 D.36.56 F..78 2.54 7.62 J K 2.92 3.8 L 7.62 8.26 M.2.36 N.38 D SUFFIX SOIC (MS - 2AB) A 8 7 B P C Symbol MIN MAX A 8.55 8.75 B 3.8 4 C.35.75 D.33.5 F.4.27 R x 45 Dimeion, mm.27