74HC32. Quad 2 Input OR Gate. High Performance Silicon Gate CMOS

Similar documents
74HCT32. Quad 2 Input OR Gate with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

74HC00. Quad 2-Input NAND Gate. High-Performance Silicon-Gate CMOS

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

MC74HCT366A. Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74HC86A. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

MC74VHC00. Quad 2-Input NAND Gate

MC74VHCT86A/D. Quad 2-Input XOR Gate / CMOS Logic Level Shifter with LSTTL Compatible Inputs

MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS

NL17SH02. Single 2-Input NOR Gate

NL17SZ08. Single 2-Input AND Gate

NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MC74HCT366A. Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

NL37WZ07. Triple Buffer with Open Drain Outputs

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

NL27WZ14. Dual Schmitt Trigger Inverter

NL17SV16. Ultra-Low Voltage Buffer

MC74AC00, MC74ACT00. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

NL27WZ00. Dual 2-Input NAND Gate. The NL27WZ00 is a high performance dual 2 input NAND Gate operating from a 1.65 V to 5.5 V supply.

MC74VHCT00A. Quad 2-Input NAND Gate

NL27WZU04. Dual Unbuffered Inverter

SN74LS166MEL. 8 Bit Shift Registers LOW POWER SCHOTTKY

NL27WZ00. Dual 2 Input NAND Gate L1 D

MC10H606, MC100H606. Registered Hex TTL to PECL Translator

MC74HC157A. Quad 2-Input Data Selectors/Multiplexers. High Performance Silicon Gate CMOS

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

NL17SZ125. Non-Inverting 3-State Buffer. The NL17SZ125 is a high performance non inverting buffer operating from a 1.65 V to 5.5 V supply.

MC74HCT259A. 8-Bit Addressable Latch 1-of-8 Decoder with LSTTL Inputs. High Performance Silicon Gate CMOS

NL27WZ14. Dual Schmitt-Trigger Inverter

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

MC74HC540A. Octal 3-State Inverting Buffer/Line Driver/Line Receiver. High Performance Silicon Gate CMOS

MC74HC04A. Hex Inverter. High Performance Silicon Gate CMOS

MUR405, MUR410, MUR415, MUR420, MUR440, MUR460

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

MC74HC08A. Quad 2-Input AND Gate High Performance Silicon Gate CMOS

MC74VHC1G08. Single 2-Input AND Gate

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

MC74VHC14. Hex Schmitt Inverter

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

MC74HC32A. Quad 2-Input OR Gate. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

MC74AC00, MC74ACT00. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

NLSV2T Bit Dual-Supply Inverting Level Translator

MC74VHC00. Quad 2-Input NAND Gate

MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

V N (8) V N (7) V N (6) GND (5)

MC74HC04A. Hex Inverter. High Performance Silicon Gate CMOS

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

FST Bit Bus Switch

MC74VHCT373A. Octal D-Type Latch with 3-State Output

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

74VHC08 Quad 2-Input AND Gate

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

NLX1G99. Configurable Multifunction Gate

MC14584B. Hex Schmitt Trigger

onlinecomponents.com

MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MC74LV594A. 8-Bit Shift Register with Output Register

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

MC74VHC540. Octal Bus Buffer. Inverting

MC14049B, MC14050B. Hex Buffer

2N4123, 2N4124. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

MC74VHC1G125. Noninverting 3 State Buffer

SN74LS74AMEL LOW POWER SCHOTTKY

2N5401. PNP Silicon. These are Pb Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM

NLU1G00 Single 2-Input NAND Gate The NLU1G00 MiniGate is an advanced high speed CMOS 2 input NAND gate in ultra small footprint. The NLU1G00 input and

MC74HCT14A. Hex Schmitt-Trigger Inverter with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74VHC1GT50 Noninverting Buffer / CMOS Logic Level Shifter

NE522 High Speed Dual Differential Comparator/Sense Amp

74FST Bit Bus Switch

MC Bit Magnitude Comparator

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MC74VHC245. Octal Bus Buffer/Line Driver

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

MC74LCX74. Low-Voltage CMOS Dual D-Type Flip-Flop. With 5 V Tolerant Inputs

MC100LVE VНECL 16:1 Multiplexer

MC74VHC08. Quad 2-Input AND Gate

MMBT5550L, MMBT5551L, SMMBT5551L. High Voltage Transistors. NPN Silicon

74AC00, 74ACT00 Quad 2-Input NAND Gate

MC74HC4094A. 8-Bit Shift and Store Register. High Performance Silicon Gate CMOS

MC74VHC157. Quad 2-Channel Multiplexer

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

BC337, BC337-25, BC Amplifier Transistors. NPN Silicon. These are Pb Free Devices. Features MAXIMUM RATINGS

NTF3055L175. Power MOSFET 2.0 A, 60 V, Logic Level. N Channel SOT AMPERES, 60 VOLTS R DS(on) = 175 m

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

Transcription:

Quad 2 Input OR Gate igh Performance Silicon Gate CMOS The is identical in pinout to the S32. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with STT outputs. Features Output Drive Capability: 0 STT oads Outputs Directly Interface to CMOS, NMOS and TT Operating Voltage Range: to V ow Input Current:.0 A igh Noise Immunity Characteristic of CMOS Devices In Compliance With the JEDEC Standard No. 7A Requirements ESD Performance: BM 2000 V; Machine Model 200 V Chip Complexity: 48 FETs or 2 Equivalent Gates These are Pb Free Devices SOIC D SUFFIX CASE 75A TSSOP DT SUFFIX CASE 948G MARKING DIAGRAMS C32G AWYWW C 32 AYW C32 = Device Code A = Assembly ocation, W = Wafer ot Y = Year W, WW = Work Week G or = Pb Free Package (Note: Microdot may be in either location) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet. Semiconductor Components Industries, C, 2007 March, 2007 Rev. Publication Order Number: /D

Pinout: ead Packages (Top View) OGIC DIAGRAM V CC B4 A4 Y4 B3 A3 Y3 3 2 0 9 8 A B 2 3 Y 2 3 4 5 6 7 A B Y A2 B2 Y2 GND FUNCTION TABE Inputs Output A2 B2 A3 B3 A4 B4 4 5 9 0 2 3 PIN = V CC PIN 7 = GND 6 Y2 Y = A+B 8 Y3 Y4 A B Y ORDERING INFORMATION Device Package Shipping DR2G SOIC (Pb Free) 2500 / Tape & Reel DTR2G TSSOP * For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD80/D. *This package is inherently Pb Free. 2

ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ MAXIMUM RATINGS Symbol Parameter Value Unit V CC DC Supply Voltage (Referenced to GND) 0.5 to + 7.0 V V in DC Input Voltage (Referenced to GND) 0.5 to V CC + 0.5 V V out DC Output Voltage (Referenced to GND) 0.5 to V CC + 0.5 V I in DC Input Current, per Pin ±20 ma I out DC Output Current, per Pin ±25 ma I CC DC Supply Current, V CC and GND Pins ±50 ma P D Power Dissipation in Still Air, SOIC Package TSSOP Package 500 450 T stg Storage Temperature 65 to + 50 C T ead Temperature, mm from Case for 0 Seconds SOIC or TSSOP Package 260 mw C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. owever, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, V in and V out should be constrained to the range GND (V in or V out ) V CC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V CC ). Unused outputs must be left open. Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. Derating SOIC Package: 7 mw/ C from 65 to 25 C TSSOP Package: 6. mw/ C from 65 to 25 C For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor igh Speed CMOS Data Book (D29/D). RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit V CC DC Supply Voltage (Referenced to GND) V V in, V out DC Input Voltage, Output Voltage (Referenced to GND) 0 V CC V T A Operating Temperature, All Package Types 55 + 25 C t r, t f Input Rise and Fall Time V CC = V (Figure ) V CC = V V CC = V 0 0 0 000 500 400 ns 3

DC CARACTERISTICS (Voltages Referenced to GND) Guaranteed imit V CC Symbol Parameter Condition (V) 55 to 25 C 85 C 25 C Unit V I Minimum igh evel Input Voltage V out = 0.V or V CC 0.V I out 20 A V I Maximum ow evel Input Voltage V out = 0.V or V CC 0.V I out 20 A V O V O Minimum igh evel Output Voltage Maximum ow evel Output Voltage V in = V I or V I I out 20 A V in =V I or V I V in = V I or V I I out 20 A V in = V I or V I I out 2.4mA I out 4.0mA I out 5.2mA I out 2.4mA I out 4.0mA I out 5.2mA I in Maximum Input eakage Current V in = V CC or GND ±0. ±.0 ±.0 A I CC Maximum Quiescent Supply Current (per Package) V in = V CC or GND I out = 0 A.50 3.5 4.20 0.50 0.90.35.80.9 4.4 5.9 2.48 3.98 5.48 0. 0. 0. 0.26 0.26 0.26.50 3.5 4.20 0.50 0.90.35.80.9 4.4 5.9 2.34 3.84 5.34 0. 0. 0. 0.33 0.33 0.33.50 3.5 4.20 0.50 0.90.35.80.9 4.4 5.9 2.20 3.70 5.20 0. 0. 0. 0.40 0.40 0.40 20 40 A NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor igh Speed CMOS Data Book (D29/D). V V V V AC CARACTERISTICS (C = 50pF, Input t r = t f = 6ns) Guaranteed imit V CC Symbol Parameter (V) 55 to 25 C 85 C 25 C Unit t P, t P t T, t T Maximum Propagation Delay, Input A or B to Output Y (Figures and 2) Maximum Output Transition Time, Any Output (Figures and 2) C in Maximum Input Capacitance 0 0 0 pf NOTE: For propagation delays with loads other than 50 pf, and information on typical parametric values, see Chapter 2 of the ON Semiconductor igh Speed CMOS Data Book (D29/D). C PD Power Dissipation Capacitance (Per Buffer)* 20 pf * Used to determine the no load dynamic power consumption: P D = C PD V 2 CC f + I CC V CC. For load considerations, see Chapter 2 of the ON Semiconductor igh Speed CMOS Data Book (D29/D). 75 30 5 3 75 27 5 3 95 40 9 6 95 32 9 6 0 55 22 9 0 36 22 9 Typical @ 25 C, V CC = 5.0 V, V EE = 0 V ns ns 4

t r t f INPUT A OR B 90% 50% 0% V CC GND t P t P OUTPUT Y 90% 50% 0% t T t T Figure. Switching Waveforms TEST POINT DEVICE UNDER TEST OUTPUT C * *Includes all probe and jig capacitance Figure 2. Test Circuit A B Y Figure 3. Expanded ogic Diagram (/4 of the Device) 5

PACKAGE DIMENSIONS SOIC CASE 75A 03 ISSUE T SEATING PANE G A 8 D P 7 B K P 7 P C 0.25 (0.00) M T B S A S 0.25 (0.00) M B M NOTES:. DIMENSIONING AND TOERANCING PER ANSI Y.5M, 982. 2. CONTROING DIMENSION: MIIMETER. 3. DIMENSIONS A AND B DO NOT INCUDE MOD PROTRUSION. 4. MAXIMUM MOD PROTRUSION 0.5 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCUDE DAMBAR PROTRUSION. AOWABE DAMBAR PROTRUSION SA BE 0.27 (0.005) TOTA IN EXCESS OF TE D DIMENSION AT MAXIMUM MATERIA CONDITION. MIIMETERS INCES R X 45 F DIM MIN MAX MIN MAX A 8.55 8.75 0.337 0.344 B 3.80 4.00 0.50 0.57 C.35.75 0.054 0.068 D 0.35 0.49 0.0 0.09 M J F 0.40.25 0.06 0.049 G.27 BSC 0.050 BSC J 0.9 0.25 0.008 0.009 K 0.0 0.25 0.004 0.009 M 0 7 0 7 P 5.80 6.20 0.228 0.244 R 0.25 0.50 0.00 0.09 SODERING FOOTPRINT* X 0.58 7X 7.04 X.52.27 PITC DIMENSIONS: MIIMETERS *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SODERRM/D. 6

PACKAGE DIMENSIONS TSSOP CASE 948G 0 ISSUE B 0.5 (0.006) T 0.5 (0.006) T 0.0 (0.004) T SEATING PANE U U S 2X /2 PIN IDENT. S D C X K REF 0.0 (0.004) M T U S V S N 8 0.25 (0.00) M B U 7 A V G N J J F DETAI E K K ÇÇÇ ÇÇÇ ÉÉÉ SECTION N N DETAI E W NOTES:. DIMENSIONING AND TOERANCING PER ANSI Y.5M, 982. 2. CONTROING DIMENSION: MIIMETER. 3. DIMENSION A DOES NOT INCUDE MOD FAS, PROTRUSIONS OR GATE BURRS. MOD FAS OR GATE BURRS SA NOT EXCEED 0.5 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCUDE INTEREAD FAS OR PROTRUSION. INTEREAD FAS OR PROTRUSION SA NOT EXCEED 0.25 (0.00) PER SIDE. 5. DIMENSION K DOES NOT INCUDE DAMBAR PROTRUSION. AOWABE DAMBAR PROTRUSION SA BE 0.08 (0.003) TOTA IN EXCESS OF TE K DIMENSION AT MAXIMUM MATERIA CONDITION. 6. TERMINA NUMBERS ARE SOWN FOR REFERENCE ONY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PANE W. MIIMETERS INCES DIM MIN MAX MIN MAX A 4.90 5.0 0.93 0.200 B 4.30 0 0.69 0.77 C.20 0.047 D 0.05 0.5 0.002 0.006 F 0.50 0.75 0.020 0.030 G 0.65 BSC 0.026 BSC 0.50 0.60 0.020 0.024 J 0.09 0.20 0.004 0.008 J 0.09 0.6 0.004 0.006 K 0.9 0.30 0.007 0.02 K 0.9 0.25 0.007 0.00 6.40 BSC 0.252 BSC M 0 8 0 8 SODERING FOOTPRINT* 7.06 0.65 PITC X 0.36 X.26 DIMENSIONS: MIIMETERS *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SODERRM/D. 7

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, C (SCIC). SCIC reserves the right to make changes without further notice to any products herein. SCIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCIC does not convey any license under its patent rights nor the rights of others. SCIC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCIC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCIC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCIC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCIC was negligent regarding the design or manufacture of the part. SCIC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBICATION ORDERING INFORMATION ITERATURE FUFIMENT: iterature Distribution Center for ON Semiconductor P.O. Box 563, Denver, Colorado 8027 USA Phone: 303 675 275 or 800 344 3860 Toll Free USA/Canada Fax: 303 675 276 or 800 344 3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800 282 9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 42 33 790 290 Japan Customer Focus Center Phone: 8 3 5773 3850 8 ON Semiconductor Website: www.onsemi.com Order iterature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative /D

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & ifecycle Information: ON Semiconductor: DR2G DTR2G