Precision, Quad, SPST Analog Switches

Similar documents
Precision, Quad, SPST Analog Switches

Precision, Quad, SPDT, CMOS Analog Switch

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC

PART TOP VIEW. Maxim Integrated Products 1

DG411CY. Pin Configurations/Functional Diagrams/Truth Tables IN2 DG412 IN3 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers

Improved, Dual, High-Speed Analog Switches

IN1 IN2 DG412 GND IN3 IN4 DIP/SO/TSSOP DG412 LOGIC SWITCH OFF SWITCHES SHOWN FOR LOGIC 0 INPUT

Precision, Quad, SPST Analog Switches

Low-Leakage, CMOS Analog Multiplexers

LOW HIGH OFF ON. Maxim Integrated Products 1

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

Precision, Quad, SPST Analog Switches

PS391/PS392/PS393. Precision, Quad, SPST, Analog Switches. Description

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

Precision, 16-Channel/Dual 8-Channel, Low-Voltage, CMOS Analog Multiplexers

8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers

2Ω, Quad, SPST, CMOS Analog Switches

Precision, 16-Channel/Dual 8-Channel, High-Performance, CMOS Analog Multiplexers

10Ω, Quad, SPST, CMOS Analog Switches

Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs

FEATURES APPLICATIONS

Low-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches

Features. Functional Diagrams, Pin Configurations, and Truth Tables

MAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

COM COM GND MAX4644 OFF OFF

3.5Ω (max) at +3V PART. MAX4733EUA -40 C to +85 C 8 µmax MAX4732. Pin Configurations/Functional Diagrams/Truth Tables TOP VIEW (BUMPS ON BOTTOM) NC1

35Ω, Low-Voltage, SPST/SPDT Analog Switches in UCSP Package

PS381/PS383/PS385. Precision, 17V Analog Switches. Features. Applications. Functional Diagrams, Pin Configurations, and Truth Tables

Low-Power, High-Speed CMOS Analog Switches

DATASHEET DG401, DG403. Features. Applications. Pinouts. Ordering Information. Monolithic CMOS Analog Switches. FN3284 Rev 11.

16, Low Parasitic Capacitance and Leakage, +12 V / +5 V / +3 V / ± 5 V Quad SPST Switches

DATASHEET DG441, DG442. Features. Applications. Pinout. Monolithic, Quad SPST, CMOS Analog Switches. FN3281 Rev Page 1 of 14.

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

Quad SPST CMOS Analog Switches

INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+

Monolithic CMOS Analog Multiplexers

Low-Voltage Single SPDT Analog Switch

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

Low-Voltage Single SPDT Analog Switch

Powered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

Powered-off Protection, 1, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

PART MAX312CPE MAX312CSE. Pin Configurations/Functional Diagrams/Truth Tables IN1 COM1 NO1 V- GND IN1 COM1 NC1 V- GND IN1 COM1 NO1 V- GND

Low-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages

Improved Quad CMOS Analog Switches

Quad SPST CMOS Analog Switches

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

N-Channel 60 V (D-S) MOSFET

Low-Power, High-Speed CMOS Analog Switches

Dual High-Speed 1.5A MOSFET Drivers

MAX6325/MAX6341/MAX6350

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

MAX701 N.C. GND DIP/SO

Precision Monolithic Low-Voltage CMOS Analog Switches

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

Q 1 Q 2. Characteristic Symbol Value Units GSS I D. Characteristic Symbol Value Units

Characteristic Symbol Value Unit Output Current I out 150 ma

Description. For Fairchild s definition of Eco Status, please visit:

FEATURES BENEFITS APPLICATIONS

Quad SPST CMOS Analog Switches

Dual 4-Input AND Gate

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

MAX TEMPCO (ppm/ C) INITIAL ERROR (mv)

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay

TC74HC4051AP,TC74HC4051AF,TC74HC4051AFT TC74HC4052AP,TC74HC4052AF,TC74HC4052AFT TC74HC4053AP,TC74HC4053AF,TC74HC4053AFN,TC74HC4053AFT

Improved, SPST/SPDT Analog Switches

Precision CMOS Analog Switches

CMOS ±5 V/+5 V/+3 V Triple SPDT Switch ADG633

CD74HC221, CD74HCT221

Low-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

onlinecomponents.com

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP

PART MAX1666SEEE MAX1666XEEP UVO V CC REF MAX1666A/V UVA MMA WRN CGI. Maxim Integrated Products 1

Compact, Dual-Output Charge Pump

CMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A

CA3089. FM IF System. Description. Features. Ordering Information. Pinout. November 1996

The 74LV32 provides a quad 2-input OR function.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74AUP1G59 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

The 74LV08 provides a quad 2-input AND function.

Triple 3-Input NOR Gate

Ultra-Low-Power Series Voltage Reference

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

IH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.

Low Voltage 2-1 Mux, Level Translator ADG3232

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

8-Ch/Dual 4-Ch High-Performance CMOS Analog Multiplexers

NGD8201N, NGD8201AN. Ignition IGBT. 20 A, 400 V, N Channel DPAK. 20 A, 400 V V CE(on) = 1.3 I C = 10 A, V GE 4.5 V

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

MM74C14 Hex Schmitt Trigger

Transcription:

98; Rev ; 6/ General Description The are precision, quad, singlepole singlethrow (SPST) analog switches. The MAX36 has four normally closed (N) switches, and the MAX36 has four normally open (NO) switches. Both parts offer low channel onresistance (less than 8Ω), guaranteed to match within 3Ω between channels and to remain flat over the analog signal range ( 9Ω max). Both parts also offer low leakage (less than pa at + and less than na at +8 ) and fast switching (turnon time less than ns and turnoff time less than 7ns). The are fabricated with Maxim s new improved V silicongate process. Design improvements guarantee extremely low charge injection (p), low power consumption (3µW), and electrostatic discharge (ESD) greater than V. The V maximum breakdown voltage allows railtorail analog signal handling capability. These monolithic switches operate with a single positive supply (+V to +3V) or with split supplies (±.V to ±V) while retaining MOSlogic input compatibility and fast switching. MOS inputs provide reduced input loading. Applications SampleandHold ircuits Guidance and ontrol Systems HeadsUp Displays Test Equipment ommunications Systems BatteryOperated Systems PBX, PABX Features Low On Resistance: < Ω Typical (8Ω Max) Guaranteed Matched OnResistance Between hannels: < Ω Guaranteed Flat OnResistance over Analog Signal Range: 9Ω Max Guaranteed harge Injection: < p Guaranteed Offhannel Leakage: <na at +8 ESD Guaranteed > V per Method 3.7 SingleSupply Operation (+V to +3V) BipolarSupply Operation (±.V to ±V) TTL/MOSLogic ompatible RailtoRail Analog Signal Handling apability Ordering Information PART TEMP RANGE PINPAKAGE MAX36PE to +7 6 Plastic DIP MAX36SE to +7 6 Narrow SO MAX36/D to +7 Dice* MAX36ETE to +8 6 Thin QFN MAX36EPE to +8 6 Plastic DIP MAX36ESE to +8 6 Narrow SO MAX36EJE to +8 6 ERDIP MAX36MJE to + 6 ERDIP MAX36PE to +7 6 Plastic DIP MAX36SE to +7 6 Narrow SO MAX36/D to +7 Dice* MAX36ETE to +8 6 Thin QFN MAX36EPE to +8 6 Plastic DIP MAX36ESE to +8 6 Narrow SO MAX36EJE to +8 6 ERDIP MAX36MJE to + 6 ERDIP *ontact factory for dice specifications. Pin onfigurations/functional Diagrams/Truth Tables TOP VIEW IN OM N 3 MAX36 6 3 IN OM N N.. IN OM NO 3 MAX36 6 3 IN OM NO N.. N OM IN 6 7 8 9 N3 OM3 IN3 NO OM IN 6 7 8 9 NO3 OM3 IN3 DIP/SO MAX36 LOGI SWITH ON OFF Pin onfigurations continued at end of data sheet. SWITHES SHOWN FOR LOGI "" INPUT DIP/SO MAX36 LOGI SWITH OFF ON N.. = Not Internally onnected Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 888696, or visit Maxim s website at www.maximic.com.

ABSOLUTE MAXIMUM RATINGS Voltage Referenced to...v...v IN_, OM_, NO_, N_...( V) to ( + V) or 3mA (whichever occurs first) ontinuous urrent (any terminal)...3ma Peak urrent OM, NO, N (pulsed at ms, % duty cycle max)...ma ESD...V ontinuous Power Dissipation (T A = +7 ) (Note ) Note : All leads are soldered or welded to P board. Plastic DIP (derate.3mw/ above +7 )...8mW Narrow SO (derate 8.7mW/ above +7 )...696mW Thin QFN (derate 33.3mW/ above +7 )...667mW ERDIP (derate.mw/ above +7 )...8mW Operating Temperature Ranges: MAX36... to +7 MAX36_E... to +8 MAX36_MJE... to + Storage Temperature Range...6 to + Lead Temperature (soldering, s)...+3 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ELETRIAL HARATERISTIS Dual Supplies ( = V, = V, = V, V INH =.V, V INL =.8V, T A = T MIN to T MAX, unless otherwise noted.) PARAMETER SYMBOL ONDITIONS MIN TYP MAX UNITS (Note ) ANALOG V OM_, AnalogSignal Range V NO_, (Note 3) V V N_ On Resistance I (NO or N) = ma, T R A = + 8 (OM_ to NO_ or ON V OM_ = 8.V or 8.V, OM_ to N_ terminals) = 3.V, = 3.V T A = T MIN to T MAX Ω I On Resistance Match (NO or N) = ma, T R A = + Between hannels (Note ) ON V OM_ = V or V, = V, = V T A = T MIN to T MAX Ω I On Resistance Flatness (NO or N) = ma, T R A = + 9 (Note ) ON V OM_ = V or V, = V, = V T A = T MIN to T MAX Ω V T A = +... Off Leakage urrent I NO _, OM_ = ±.V, V (NO_ or N_ terminal) I N _ N_ or V NO_ = +.V,, E = 6.V, = 6.V T A = T MAX M na V T A = +... Off Leakage urrent N_ or V NO_ = ±.V, I OM V OM_ = +.V,, E (OM_ terminal) = 6.V, = 6.V T A = T MAX M na On Leakage urrent I T OM V A = +..8. OM_ = ±.V, (OM_ and N_ or NO_ or V N_ or V NO_ = ±.V,, E 6 6 I T A = T terminal) NO, I N = 6.V, = 6.V MAX M na DIGITAL Input urrent with Input Voltage High Input urrent with Input Voltage Low I INH V IN_ =.V. na I INH V IN_ =.8V. na

ELETRIAL HARATERISTIS Dual Supplies (continued) ( = V, = V, = V, V INH =.V, V INL =.8V, T A = T MIN to T MAX, unless otherwise noted.) SUPPLY PARAMETER SYMBOL ONDITIONS MIN TYP MAX UNITS (Note ) PowerSupply Range, ±. ±. V Positive Supply urrent I+ Negative Supply urrent I All channels on or off, V IN = V or V, = 6.V, = 6.V All channels on or off, V IN = V or V, Ground urrent I = 6.V, = 6.V DYNAMI µa T A = +. T A = T MIN to T MAX µa µa TurnOn Time t ON Figure, V S = ±V, R L = kω T A = + ns TurnOff Time t OFF MAX36, Figure, V OM = ±V T A = + 9 ns MAX36, Figure, V OM = ±V T A = + 7 ns harge Injection Off Isolation (Note ) rosstalk (Note 6) Q OIRR All channels on or off, V IN = V or V, = 6.V, = 6.V L = nf, V GEN = V, R GEN = Ω, Figure R L = Ω, L = pf, f = MHz, Figure 3 R L = Ω, L = pf, f = MHz, Figure T A = + p T A = + 6 db T A = + db Off apacitance N or NO (OFF) f = MHz, Figure T A = + pf Off apacitance OM_ OM(OFF) f = MHz, Figure T A = + pf hannelon apacitance OM(ON) f = MHz, Figure T A = + 6 pf 3

ELETRIAL HARATERISTIS Single Supply ( = V, = V, = V, V INH =.V, V INL =.8V, T A = T MIN to T MAX, unless otherwise noted.) PARAMETER SYMBOL ONDITIONS MIN TYP MAX UNITS (Note ) SWITH V OM_, AnalogSignal Range V NO_, (Note 3) V V N_ On Resistance I (N or NO) =.ma, T R A = + 6 (OM_ to NO_ or ON V OM = 3V, 8V, OM_ to N_ terminals) =.8V T A = T MIN to T MAX Ω SUPPLY PowerSupply Range 3 V Positive Supply urrent I+ All channels on or off, V IN = V or V µa All channels on or off, T Negative Supply urrent I A = +. µa V IN = V or V T A = T MIN to T MAX + µa Ground urrent I All channels on or off, V IN = V or V DYNAMI TurnOn Time t ON Figure, V S = 8V T A = + 3 ns TurnOff Time t OFF Figure, V S = 8V T A = + 6 ns harge Injection Q L = nf, V GEN = V, T A = + p Note : The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet. Note 3: Guaranteed by design. Note : On resistance match between channels and flatness are guaranteed only with bipolarsupply operation. Note : See Figure 3. Off Isolation = log V OM V N _ or V NO_, V OM = output, V N or NO = input to off switch. Note 6: Between any two switches. See Figure.

Typical Operating haracteristics (T A = +, unless otherwise noted.) I N_, I NO_, I OM (na) 3 T A = + = V = V ON LEAKAGE URRENTS T A = +8 V N, V NO, I N_, I NO_, I OM (na) OFF LEAKAGE URRENTS T A = +8 T A = + = V = V V N, V NO, V IN (V) 3. 3..... SWITHING THRESHOLD vs. BIPOLAR SUPPLY VOLTAGE MAX MIN ± ± ± ± BIPOLAR SUPPLY VOLTAGE (V) R ON (Ω) 7 7 ON RESISTANE vs. V OM AND UNIPOLAR SUPPLY VOLTAGE = V = V = V R ON (Ω) 8 9 6 3 ON RESISTANE vs. V OM AND BIPOLAR SUPPLY VOLTAGE ±V ±V ±V ±V + + R ON (Ω) 8 6 ON RESISTANE vs. V OM AND BIPOLAR VOLTAGE AND TEMPERATURE = V, = V T A = + T A = + T A = 7 7 ON RESISTANE vs. V OM AND UNIPOLAR SUPPLY VOLTAGE AND TEMPERATURE T A = + SWITHING TIME vs. BIPOLAR SUPPLY VOLTAGE 3 3 SWITHING TIMES vs. UNIPOLAR SUPPLY VOLTAGE = V T A = + 6 R ON (Ω) 7 = V = V T A = TIME (ns) 8 t ON t OFF TIME (ns) t ON t OFF 8 ± ± ± ± BIPOLAR SUPPLY VOLTAGE (V) UNIPOLAR SUPPLY VOLTAGE (V)

(T A = +, unless otherwise noted.) Q (p) = V = V L = nf HARGE INJETION vs. V OM VOLTAGE Typical Operating haracteristics (continued) Q (p) = V = V L = nf HARGE INJETION vs. V OM VOLTAGE Pin Description PIN NAME DIP/SO THIN QFN NAME, 6, 9, 8,, 7, 6 IN IN Logic ontrol Input,,, 7 6, 3, 8, OM OM AnalogSwitch Drain Terminal FUNTION 3,,, 6,, 9, NO NO or N N N (normally closed, MAX36) NO (normally open, MAX36) AnalogSwitch Terminal NegativeSupply Voltage Input 3 Ground N.. No onnection. Not internally connected 3 PositiveSupply Voltage Input onnected to Substrate EP PAD Exposed Pad onnect pad to Applications Information Operation with Supply Voltages Other Than ±V O Using supply voltages other than ±V is reduces the analog signal range. The switches operate with bipolar supplies of ±.V to ±V. Typical operating characteristic graphs show typical on resistance for ±V, ±V, and ±V supplies. Switching times increase by a factor of two or more for ±V operation. The can also operate from +V to +3V unipolar supplies. Both parts can also be powered from unbalanced supplies such as +V and V. onnect to V when operating with a single supply. Proper powersupply sequencing is recommended for all MOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence on first, followed by, and logic inputs. If powersupply sequencing is not possible, add two small signal diodes in series with the supply pins for overvoltage protection (Figure 6). Adding the diodes reduces the analog signal range to V below and V below, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference from to should not exceed +V. 6

LOGI INPUT SWITH INPUT SWITH OUTPUT +3V V V OM V V O t ON %.8V O t OFF t f < ns t r < ns.8v O LOGI INPUT WAVEFORM IS INVERTED FOR SWITHES THAT HAVE THE OPPOSITE LOGI SENSE. Figure. SwitchingTime Test ircuit SWITH INPUT LOGI INPUT +3V V OM N_ OM_ +V NO_ OR N_ V FOR LOAD ONDITIONS, SEE SPEIFIATIONS L (INLUDES FIXTURE AND STRAY APAITANE) R L REPEAT TEST FOR HANNELS, 3, AND. V O = V OM RL R L + RON 3pF V O +V V O V GEN R GEN OM_ IN_ NO_ OR N_ L V O V O IN_ MAX36 OFF ON OFF V V IN = +3V IN_ OFF ON OFF MAX36 Q = V O L Figure. hargeinjection Test ircuit +V +V SIGNAL GENERATOR dbm OM N OR NO Ω SIGNAL GENERATOR dbm OM R GEN = Ω R GEN = Ω.8V,.V IN IN.8V,.V IN_.8V,.V ANALYZER R L N OR NO OM ANALYZER R L N_ OR NO_ V V Figure 3. rosstalk Test ircuit (repeat for channels 3 and ) Figure. OffIsolation Test ircuit 7

Precision Quad SPST Analog Switches METER IMPEDANE ANALYZER OR EQUIVALENT f = MHz +V +V OM_ NO_ OR N_ V Figure. hannel apacitance Test ircuit IN_.8V,.V OM_ N_ OR NO_ V g Figure 6. Overvoltage Protection Using Blocking Diodes Pin onfigurations (continued) TOP VIEW OM IN IN OM OM IN IN OM 6 3 6 3 N N NO NO 3 MAX36 N.. 3 MAX36 N.. N 9 N3 NO 9 NO3 6 7 8 6 7 8 OM IN IN3 THIN QFN (mm x mm) OM3 OM IN3 OM3 THIN QFN (mm x mm) IN TRANSISTOR OUNT: 6; SUBSTRATE ONNETED TO. 8

Precision Quad SPST Analog Switches Package Information (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maximic.com/packages.) PIN # I.D. D D/. A E/ E. B (NE) X e k D L D/ b E/ L. M A B PIN # I.D..3x k L E QFN THIN.EPS DETAIL A e (ND) X e DETAIL B e L L L L L L. e e A.8 A A3 PAKAGE OUTLINE 6,, 8, 3, L, THIN QFN, xx.8mm E 9

Precision Quad SPST Analog Switches Package Information (continued) (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maximic.com/packages.) PKG. SYMBOL A A A3 b D E e L N ND NE JEDE 6L x MIN. NOM. MAX...9.9.3.3.....8 BS. k. L.3.. 6 WHHB..9.9...3...6 BS.. WHH OMMON DIMENSIONS L x 8L x 3L x L x MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX..7.7.8.7.7.8.7.7.8.7.7.8.7.7.8.......... REF.. REF.. REF.. REF.. REF..3...6..9.9...... BS.. 8 7 7 WHHD.3...6...3.9.9..3... BS.. 3 8 8 WHHD.....9.9...... BS..3...6....3.. EXPOSED PAD VARIATIONS D PKG. E DOWN BONDS ODES MIN. NOM. MAX. MIN. NOM. MAX. ALLOWED T6 3. 3. 3. 3. 3. 3. NO T6 3. 3. 3. 3. 3. 3. YES T 3. 3. 3. 3. 3. 3. NO T3 3. 3. 3. 3. 3. 3. YES T 3. 3. 3. 3. 3. 3. NO T8 3. 3. 3.3 3. 3. 3.3 NO T8.6.7.8.6.7.8 NO T83 3. 3. 3.3 3. 3. 3.3 YES T8.6.7.8.6.7.8 YES T8.6.7.8.6.7.8 NO T86 3. 3. 3.3 3. 3. 3.3 NO T87.6.7.8.6.7.8 YES T3 3. 3. 3. 3. 3. 3. NO T33 3. 3. 3. 3. 3. 3. YES T3 3. 3. 3. 3. 3. 3. NO T 3. 3.3 3. 3. 3.3 3. YES NOTES:. DIMENSIONING & TOLERANING ONFORM TO ASME Y.M99.. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINALS.. THE TERMINAL # IDENTIFIER AND TERMINAL NUMBERING ONVENTION SHALL ONFORM TO JESD 9 SPP. DETAILS OF TERMINAL # IDENTIFIER ARE OPTIONAL, BUT MUST BE LOATED WITHIN THE ZONE INDIATED. THE TERMINAL # IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN. mm AND.3 mm FROM TERMINAL TIP. 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EAH D AND E SIDE RESPETIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRIAL FASHION. 8. OPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 9. DRAWING ONFORMS TO JEDE MO, EXEPT EXPOSED PAD DIMENSION FOR T8, T83 AND T86.. WARPAGE SHALL NOT EXEED. mm. PAKAGE OUTLINE 6,, 8, 3, L, THIN QFN, xx.8mm E Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, San Gabriel Drive, Sunnyvale, A 986 873776 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.