Modeling Random Variability of 16nm Bulk FinFETs

Similar documents
FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

Simple and accurate modeling of the 3D structural variations in FinFETs

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Simulation-based Study of Super-steep Retrograde Doped Bulk FinFET Technology and 6T-SRAM Yield

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout

The Pennsylvania State University. Kurt J. Lesker Company. North Carolina State University. Taiwan Semiconductor Manufacturing Company 1

NANO-CMOS DESIGN FOR MANUFACTURABILILTY

Faculty Presentation: Novel Technologies

Ultimately Scaled CMOS: DG FinFETs?

Recent Development of FinFET Technology for CMOS Logic and Memory

Chapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations

The Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs

EE410 vs. Advanced CMOS Structures

Lecture 9. Strained-Si Technology I: Device Physics

From Physics to Power, Performance, and Parasitics

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

Impact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies. Philips Research, The Netherlands

Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation

ENABLEMENT OF COMPACT MODELS FOR

Multiple Gate CMOS and Beyond

Fig The electron mobility for a-si and poly-si TFT.

Electronics The basics of semiconductor physics

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Section 12: Intro to Devices

Semiconductor Physics fall 2012 problems

Section 12: Intro to Devices

Enhanced Mobility CMOS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Thin Film Transistors (TFT)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Modeling and Simulation of Variations in Nano-CMOS Design. Yun Ye

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

How a single defect can affect silicon nano-devices. Ted Thorbeck

Chapter 3 Basics Semiconductor Devices and Processing

Classification of Solids

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

Chapter 4 Field-Effect Transistors

CMOS Technology for Computer Architects

DIFFUSION - Chapter 7

TCAD Modeling of Stress Impact on Performance and Reliability

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

Introduction to Semiconductor Physics. Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India

Lecture 5: CMOS Transistor Theory

Simulation of Intrinsic Parameter Fluctuations in Decananometer and Nanometer-Scale MOSFETs

MOS Transistor I-V Characteristics and Parasitics

Variability-Aware Compact Model Strategy for 20-nm Bulk MOSFET

Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS

Advanced and Emerging Devices: SEMATECH s Perspective

Design/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability

EE382M-14 CMOS Analog Integrated Circuit Design

There's Plenty of Room at the Bottom

Piezoresistive Sensors

A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain

Extensive reading materials on reserve, including

ECE PN Junctions and Diodes

ELEC 4700 Assignment #2

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

ECE 497 JS Lecture - 12 Device Technologies

Previously. ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Variation Types. Fabrication

Diamond. Covalent Insulators and Semiconductors. Silicon, Germanium, Gray Tin. Chem 462 September 24, 2004

SPCC Department of Bio-Nano Technology and 2 Materials Science and Chemical Engineering, Hanyang University, Ansan, 15588, Republic of Korea.

Lecture 0: Introduction

EECS130 Integrated Circuit Devices

Review of Semiconductor Fundamentals

CS 152 Computer Architecture and Engineering

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 4: CMOS Transistor Theory

Chapter 13 Small-Signal Modeling and Linear Amplification

The Devices: MOS Transistors

CS 152 Computer Architecture and Engineering. Lecture 11 VLSI

MOS CAPACITOR AND MOSFET

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

Digital Electronics Part II - Circuits

Journal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

Semiconductors. Semiconductors also can collect and generate photons, so they are important in optoelectronic or photonic applications.

Challenges in the introduction of Band to Band tunneling in semiclassical models for Tunnel-FETs. DIEGM - University of Udine, IU.

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Semiconductor Physics Problems 2015

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor

Next Time on Parametric Yield. What Drives Worst Case Analysis?

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

This is the author s final accepted version.

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

The PSP compact MOSFET model An update

Microelectronics Part 1: Main CMOS circuits design rules

Surfaces, Interfaces, and Layered Devices

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

Prospects for Ge MOSFETs

Transcription:

Modeling Random Variability of 16nm Bulk FinFETs Victor Moroz, Qiang Lu, and Munkang Choi September 9, 2010 1

Outline 2

Outline 3

16nm Bulk FinFETs for 16nm Node Simulation domain 24nm fin pitch 56nm gate pitch Define fin (spacer litho shown) STI 0.8 V Vdd 0.8 nm EOT 32 nm tall fins 8 nm wide fins Undoped channel In-situ doped S/D epi 33% Ge SiGe PMOS S/D Poly gate Spacers S/D epitaxy HKMG 4

S/D Shape Affects Stress, R cont, and C par Gate 2 {111} facets S Gate 1 Drain CV/I Trade-Off S Adjacent S/D merge 5

LER Analysis S D Due to the LER wavelength l~30nm >> fin size: Use a small set of deterministic extreme cases instead of massive random analysis A popular claim that etching is a low pass filter requires significant amount of under-etching that can not be used for tight fin pitches 6

Extreme FinFET Shapes for LER Analysis Fin shape Edge #1 phase shift Edge #2 phase shift Comment S D - - Perfect 0 p Fat 0 0 Bent p/2 -p/2 Big source -p/2 p Big drain p 0 Thin 7

Ioff, A/um Perfect Rectangular 16nm FinFET 1.E-07 1.E-08 Perfect 1.E-09 1.E-10 1.E-11 1.E-12 1.E-13 1.E-14 0 2 4 6 Ion, ma/um 8

Ioff, A/um LWR: 3 Sigma = 3 nm 1.E-07 1.E-08 Perfect 3nm 3 sigma LWR 1.E-09 20% I on range 1.E-10 1.E-11 30x I off range 1.E-12 1.E-13 1.E-14 0 2 4 6 Ion, ma/um 9

Ioff, A/um LWR: 3 Sigma = 6 nm 1.E-07 1.E-08 1.E-09 Perfect 3nm 3 sigma LWR 6nm 3 sigma LWR 40% I on range 1.E-10 1.E-11 1300x I off range 1.E-12 1.E-13 1.E-14 0 2 4 6 Ion, ma/um 10

Ioff, A/um LWR: 3 Sigma = 9 nm 1.E-07 1.E-08 1.E-09 Perfect 3nm 3 sigma LWR 6nm 3 sigma LWR 9nm 3 sigma LWR 80% I on range 1.E-10 1.E-11 1.E-12 260,000x I off range ~400 mv V tsat variation 1.E-13 1.E-14 0 2 4 6 Ion, ma/um 11

Ioff, A/um LER: Unacceptable State-of-the-Art Litho 1.E-07 1.E-08 1.E-09 1.E-10 1.E-11 1.E-12 1.E-13 1.E-14 Perfect 3nm 3 sigma LWR 6nm 3 sigma LWR 9nm 3 sigma LWR 0 2 4 6 Ion, ma/um All LER cases line up along the same Ion/Ioff trade-off curve No performance gap with the perfect rectangular fin Variability dramatically increases with LER amplitude Unacceptable variability above 3nm 3*Sigma LER 12

Ioff, A/um LER: Particular Configurations 1.E-07 1.E-08 1.E-09 Perfect 3nm 3 sigma LWR 6nm 3 sigma LWR 9nm 3 sigma LWR 1.E-10 1.E-11 1.E-12 1.E-13 1.E-14 0 2 4 6 Ion, ma/um S D Red color shows electrons 13

Ioff, A/um DL and DW Sensitivities: Quite High 1.E-07 1.E-08 1.E-09 1.E-10 1.E-11 long wide narrow short 1nm change in L or W changes: Ion by ~10% and Ioff by ~4x No performance degradation, you move along the same Ion/Ioff trade-off curve 1.E-12 1.E-13 1.E-14 Perfect Delta L Delta W 0 2 4 6 Ion, ma/um Very similar DL and DW sensitivities, despite L~2W +/- 1nm L and W control is only possible with spacer litho 14

Spacer Lithography Definition Photo-lithographically defined sacrificial structures 1st Spacers 2nd Spacers 3rd Spacers 2 n lines after n iterations of spacer lithography! 15

Ioff, A/um Spacer Lithography: Small Impact 1.E-07 1.E-08 1.E-09 1.E-10 1.E-11 2x 10% Perfect 3nm 3s LWR 1.E-12 1.E-13 1.E-14 Perfect Fixed fin width with 1, 2, & 3nm waves 0 2 4 6 Ion, ma/um 6nm 3s LWR 9nm 3s LWR 16

Spacer Lithography Imperfections Less deposition into small visibility angle <180 o 180 o 17

Spacer Lithography Imperfections Less deposition into small visibility angle Deposited layer (spacer) Dummy feature (top view) Deposition creates positive feedback, amplifying LER This gives you two edges that are in-sync (same phase), but different amplitudes Etching has the opposite, negative feedback, smoothing LER It might be possible to balance the deposition and etching effects, but Generally, spacer-litho-defined features will have some width variation 18

Ground Power Etch/Depo Micro-Loading Effects a b g NMOS PMOS PMOS Different fins experience different etch/deposition conditions Due to local visibility angles and pattern density This leads to variability in fin width and layer thicknesses 19

Ioff, A/um Imperfect Spacer Litho: Still OK 1.E-07 1.E-08 1.E-09 1.E-10 1.E-11 6x 12% Perfect Mid-thick 1.E-12 1.E-13 Perfect Fixed fin width with 1, 2, & 3nm waves 3nm waves+1nm fin width distortions Drain-thick 1.E-14 0 2 4 6 Ion, ma/um Spacer litho is green : always reduces leakage! Mid-thin 20

Outline 21

Doping Random Dopant Fluctuations Gate Spacers As drain Source Drain As source Indium channel-stop Source Spacer Gate Spacer Drain 22

Ioff, A/um RDF: Insensitive to Junction Abruptness 1.E-06 1.E-07 1.E-08 Smooth 1nm/dec Atomistic 1nm/dec Smooth 3nm/dec Atomistic 3nm/dec 13mV s Vt 6mV s Vt 3 4 5 6 Ion, ma/um Smooth junctions give similar performance for different amounts of abruptness The amount of RDF variability is quite moderate With junction abruptness degrading from 1nm/dec to 3nm/dec, s Vt only doubles Surprisingly low RDF sensitivity to junction abruptness Indium channel-stop RDF contribution is negligible 23

Ioff, A/um S/D RDF: Consistent with DL Variation 1.E-06 1.E-07 Smooth 1nm/dec Atomistic 1nm/dec Smooth 3nm/dec Atomistic 3nm/dec Top view of the fin: Indium below As As 11.2nm 13mV s Vt 1.E-08 6mV s Vt 3 4 5 6 Ion, ma/um 12.6nm Apparent channel length difference is ~1.4nm S/D RDF are consistent with the DL sensitivity of 4x I off per 1nm 24

Ioff, A/um Single Dopant in the Channel: ~3e17 cm -3 1.E-06 Undoped channel One acceptor One donor Donor opens the channel for I off (3x), but not I on (3%) 1.E-07 Acceptor blocks the channel The impact is not catastrophic 1.E-08 4.8 4.9 5 5.1 5.2 5.3 Ion, ma/um 25

Ioff, A/um Electrons wrap Single Dopant: Worst at Mid-Height 1.E-06 1.E-07 Undoped channel Top Middle Bottom around perimeter of the fin Electrons leak in the middle Top Middle Bottom I on I off Acceptors Donors 1.E-08 4.8 4.9 5 5.1 5.2 5.3 Ion, ma/um Ions in the middle of the fin height affect I off the most Ions at the top of the fin affect I on the most Ions at the bottom of the fin have the least impact 26

Ioff, A/um Source Middle Drain Single Dopant: Worst at Mid-Length 1.E-06 1.E-07 Undoped channel Middle Source Drain Acceptors Donors 1.E-08 4.8 4.9 5 5.1 5.2 5.3 Ion, ma/um Ions in the middle of the fin length have the most impact Ions at the source side have less impact Ions at the drain side have the least impact 27

Outline 28

Longitudinal Stress, GPa Hole Mobility Stress Enhancement Factor Stress Variation for Spacer Litho 0-1% -4% -8% 3 Stress and mobility values are averaged over the entire fin channel volume -0.5-1 -1.5-2 -2.5 +17% +50% Before gate removal After metal gate Gate-first Gate-last 0 1 2 3 Fin Wave Amplitude, nm 2.5 2 1.5 1 0.5 0 Both the stress and the mobility increase upon poly removal Mobility enhancement degrades with fin curvature This adds (i.e. positive feedback) to the longer L with fin curvature 29

Longitudinal Stress, GPa Hole Mobility Stress Enhancement Factor Stress Variation for Distorted Spacer Litho -7% -4% Before poly gate removal for the gate-last HKMG, stress levels are very similar 0-0.5-1 -1.5-2 -2.5 Before gate removal After metal gate Perfect Drain-thick Mid-thick Mid-thin 3 2.5 2 1.5 1 0.5 0 However, after the poly removal, stress increases, but the amount is geometry-specific All non-rectangular shapes reduce mobility despite using the best patterning option: spacer lithography Gate-first HKMG has remarkably lower stress but remarkably lower stress variation 30

Non-Uniform Fin Stress Patterns -1 GPa -5 GPa Zero stress Huge stress variations, especially at the S/D junctions To get average fin stress of ~2 GPa, peak stress in the fin exceeds dangerous 5 GPa 31

High Shear Stress Levels High shear stress of ~1 GPa This is different from planar FETs Can affect mobility enhancement Can affect defect formation 32

Longitudinal Stress, GPa Hole Mobility Stress Enhancement Factor Gates DPT Mask Misalignment Impact on Stress Misalignment = 0nm 6nm 12nm Fins Mask #1 Mask #2-1% -5% 0 3-0.5 2.5-1 -1.5-2 -2.5 Before gate removal After metal gate Gate-first Gate-last 0 5 10 15 Mask Misalignment, nm 2 1.5 1 0.5 0 Remarkably little stress loss even for major misalignment for gate-last HKMG Stronger effect for gate-first HKMG Again, perfect case performs the best Contact resistance will degrade much faster 33

Longitudinal Stress, GPa Hole Mobility Stress Enhancement Factor Gates DPT Mask Misalignment Impact on Stress Misalignment = 0nm 6nm 12nm Fins Mask #1 Mask #2-1% -5% 0 3-0.5 2.5-1 -1.5-2 -2.5 Before gate removal After metal gate Gate-first Gate-last 0 5 10 15 Mask Misalignment, nm 2 1.5 1 0.5 0 Remarkably little stress loss even for major misalignment for gate-last HKMG Stronger effect for gate-first HKMG Again, perfect case performs the best Contact resistance will degrade much faster 34

Outline 35

Conclusions State-of-the-art litho is not good enough for fin and gate patterning Spacer lithography provides manageable amount of variations Geometry variation of +/- 1nm dominates variability over RDF & s S/D junction abruptness is not critical for performance & variability Single stray donor/acceptor dopant does not disturb performance significantly Remarkable stress gradients, from 5 GPa to 0 across the fin High shear stress levels, ~1 GPa 36