Lecture 7: Logic design. Combinational logic circuits

Similar documents
Sample Test Paper - I

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh

ECE 341. Lecture # 3

Combinational Logic. By : Ali Mustafa

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

Chapter 4. Sequential Logic Circuits

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Sequential Logic Circuits

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Logic design? Transistor as a switch. Layered design approach. CS/COE1541: Introduction to Computer Architecture. Logic Design Review.

ELCT201: DIGITAL LOGIC DESIGN

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

Fundamentals of Digital Design

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering


ELEN Electronique numérique

Memory Elements I. CS31 Pascal Van Hentenryck. CS031 Lecture 6 Page 1

Lecture 3 Review on Digital Logic (Part 2)

CS/COE0447: Computer Organization

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

CSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid

UNIVERSITY OF WISCONSIN MADISON

CPE100: Digital Logic Design I

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Adders, subtractors comparators, multipliers and other ALU elements

Latches. October 13, 2003 Latches 1

Integrated Circuits & Systems

Adders, subtractors comparators, multipliers and other ALU elements

Chapter 7. Sequential Circuits Registers, Counters, RAM

CS/COE0447: Computer Organization

Synchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1

Written exam with solutions IE Digital Design Friday 21/

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Fundamentals of Computer Systems

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Chapter 5. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 5 <1>

Topics. CMOS Design Multi-input delay analysis. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Synchronous Sequential Logic

Fundamentals of Computer Systems

Chapter 5. Digital systems. 5.1 Boolean algebra Negation, conjunction and disjunction

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Synchronous Sequential Circuit Design. Digital Computer Design

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Different encodings generate different circuits

Lecture 10: Synchronous Sequential Circuits Design

Adders allow computers to add numbers 2-bit ripple-carry adder

Floating Point Representation and Digital Logic. Lecture 11 CS301

Chapter 7 Logic Circuits

State and Finite State Machines

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

DIGITAL LOGIC CIRCUITS

Ch 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

Lecture 22 Chapters 3 Logic Circuits Part 1

Digital Logic Design - Chapter 4

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Written exam with solutions IE1204/5 Digital Design Monday 23/

Boolean Logic Continued Prof. James L. Frankel Harvard University

Show that the dual of the exclusive-or is equal to its compliment. 7

EECS150 - Digital Design Lecture 25 Shifters and Counters. Recap

I. Motivation & Examples

ELCT201: DIGITAL LOGIC DESIGN

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

Problem Set 9 Solutions

Introduction to Computer Engineering. CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison

Combinational vs. Sequential. Summary of Combinational Logic. Combinational device/circuit: any circuit built using the basic gates Expressed as

Philadelphia University Student Name: Student Number:

Numbers & Arithmetic. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. See: P&H Chapter , 3.2, C.5 C.

CprE 281: Digital Logic

EE 209 Logic Cumulative Exam Name:

CPE100: Digital Logic Design I

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

EECS150 - Digital Design Lecture 16 Counters. Announcements

Memory, Latches, & Registers

Looking at a two binary digit sum shows what we need to extend addition to multiple binary digits.

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture)

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Digital Logic

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary

Lecture 6: Time-Dependent Behaviour of Digital Circuits

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Philadelphia University Student Name: Student Number:

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Name: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015

EECS150 - Digital Design Lecture 18 - Counters

EECS150 - Digital Design Lecture 18 - Counters

Review: Additional Boolean operations

Mealy & Moore Machines

Synchronous Sequential Circuit

Digital Logic Appendix A

Transcription:

/24/28 Lecture 7: Logic design Binary digital circuits: Two voltage levels: and (ground and supply voltage) Built from transistors used as on/off switches Analog circuits not very suitable for generic computing Digital with more than two states is not practical Combinational : depends only on the current s (no memory of past s) combinational Seuential : depends on the current s as well as (some) previous s Inf2C (Computer Systems) - 28-29 Combinational circuits Inverter (or NOT gate): and invert the signal IN AND gate: minimum 2 s and only if both s are = IN IN IN 2 IN IN 2 = IN IN 2 Inf2C (Computer Systems) - 28-29 2

/24/28 Combinational circuits OR gate: if at least one is IN IN 2 NAND gate: IN IN 2 if both s are not (NOT AND) = IN + IN 2 IN IN 2 IN IN 2 = IN IN 2 Inf2C (Computer Systems) - 28-29 3 Combinational circuits NOR gate: if no is (NOT OR) IN IN 2 Multiple- gates: AND IN IN 2 2 = IN + IN 2 OR IN IN n = if all IN i = IN IN n = if any IN i = Inf2C (Computer Systems) - 28-29 4 2

/24/28 Multiplexer Multiplexer: a circuit for selecting one of many s i i z=, if c= z i, if c= i c i i c z z = i i c + i i c + i i c + i i c = i i c + i i c + i i c + i i c = (i + i )i c + i (i + i )c = i c + i c sum of products form Inf2C (Computer Systems) - 28-29 5 A multiplexer implementation Sum of products form: i c + i c Can be implemented with inverter, 2 AND gates and OR gate: i i z c Sum of products is not practical for circuits it with large number of s (n) Gates with more than 3 s are not practical to build The number of possible products can be proportional to 2 n Inf2C (Computer Systems) - 28-29 6 3

/24/28 Arithmetic circuits 32-bit adder Full adder: a b a a 3 c c 64 s too complex for sum of b b 3 c 3 products carry(-out) sum c(carr (carry-in) sum = abc + abc + abc + abc carry = bc + ac + ab a b c carry sum Inf2C (Computer Systems) - 28-29 7 Ripple carry adder 32-bit adder: chain of 32 full adders a 3 b 3 c 3 a b c a b c bit full-adder s 32 s 3 s s Result bits (S i ) are computed in seuence (S, S,, S 3 ) as Si depends on C i, which in turn reuires S i- to be computed Inf2C (Computer Systems) - 28-29 8 4

/24/28 Propagation Delays Propagation delay = time delay between signal arrival and signal arrival at the other end Dl Delay depends d on technology (transistor, it wire capacitance, etc) and number of gates driven by the gate s (fan out) eg: Sum of products circuits: 3 2- gate delays (inverter, AND, OR) very fast! eg: 32-bit ripple carry adder: 65 2- gate delays ( AND + OR for each of 3 carries to propagate; inverter + AND + OR for S 3 ) slow Inf2C (Computer Systems) - 28-29 9 Seuential circuits combinational feedback seuential Output depends on current s as well as past s The circuit has memory Seuences of s generate seuences of s seuential Inf2C (Computer Systems) - 28-29 5

/24/28 Seuential circuits For a fixed and n feedback signals, the circuit can have 2 n possible different behaviours (states) Eg Eg n= one state if feedback signal = one state if feedback signal = Example: SR latch S Inputs: R, S Feedback: Output: R Inf2C (Computer Systems) - 28-29 SR Latch Truth table: S R i u=unused Usage: -bit memory i- u S R Keep the value in memory by maintaining S= and R= Set the value in memory to (or ) by setting R= (or S=) for a short time S = S = R R Inf2C (Computer Systems) - 28-29 2 6

/24/28 Timing of events Asynchronous seuential State (and possibly ) of circuit changes whenever s change Synchronous seuential State (and possibly ) can only change at times synchronized to an external signal the Inf2C (Computer Systems) - 28-29 3 D flip-flop D D Edge-triggered flip-flop: on a edge D is copied to Can be used to build registers: D 3 3 D 3 3 D 2 2 D 4-bit register D 2 D 2 D D Inf2C (Computer Systems) - 28-29 4 7

/24/28 General seuential circuit Current state signals combinational m D m D Next state signals Operation: At every rising i edge next state t signals are propagated to current state signals Current state signals plus s work through combinational and generate and next state signals Inf2C (Computer Systems) - 28-29 5 Hardware FSM A seuential circuit is a (deterministic) Finite State Machine FSM Example: Vending machine Accepts p, 2p coins, sells one product costing 3p, no change given Coin reader has 2 s: a,b for p, 2p coins respectively Output z asserted when 3p or more has been paid in Inf2C (Computer Systems) - 28-29 6 8

/24/28 a b FSM implementation Methodology: Choose encoding for states, eg S=,, S3= Build truth th table for the next state te s ', s ' and ndotptz Generate euations for s ', s ', z Design comb from euations and add stateholding register s s a b s ' s ' z comb z S S S ' S ' clk Inf2C (Computer Systems) - 28-29 7 9