Fundamentals of PLLs (III)

Similar documents
Behavior of Phase-Locked Loops

LECTURE 3 CMOS PHASE LOCKED LOOPS

Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

Voltage-Controlled Oscillator (VCO)

Charge-Pump Phase-Locked Loops

Tracking of Spread Spectrum Signals

Design of CMOS Adaptive-Bandwidth PLL/DLLs

Introduction to CMOS RF Integrated Circuits Design

Motivation for CDR: Deserializer (1)

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1

On Modern and Historical Short-Term Frequency Stability Metrics for Frequency Sources

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

2 nd Order PLL Design and Analysis

Laboratory III: Operational Amplifiers

Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA

R a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Force-current and Force-Voltage analogies.

GATE EE Topic wise Questions SIGNALS & SYSTEMS

Optoelectronic Applications. Injection Locked Oscillators. Injection Locked Oscillators. Q 2, ω 2. Q 1, ω 1

EE241 - Spring 2006 Advanced Digital Integrated Circuits

Understanding Data Sheet Jitter Specifications for Cypress Timing Products

Reciprocal Mixing: The trouble with oscillators

Oversampling Converters

Assessment.mcd. Comparison frequency at phase detector. Margin sought compared to ideal phase detector noise floor, db

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16

Short Course On Phase-Locked Loops and Their Applications Day 4, AM Lecture. Digital Frequency Synthesizers

Principles of Communications Lecture 8: Baseband Communication Systems. Chih-Wei Liu 劉志尉 National Chiao Tung University

Frequency Dependent Aspects of Op-amps

Laplace Transform Analysis of Signals and Systems

INTRODUCTION TO DELTA-SIGMA ADCS

Lecture 4, Noise. Noise and distortion

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Outline. Classical Control. Lecture 2

ECEN 610 Mixed-Signal Interfaces

On the Phase Noise and Noise Factor in Circuits and Systems - New Thoughts on an Old Subject

DATA receivers for digital transmission and storage systems

CHAPTER 7 STEADY-STATE RESPONSE ANALYSES

Dynamic circuits: Frequency domain analysis

Time Response of Systems

ECE317 : Feedback and Control

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Time Response Analysis (Part II)

LECTURE 090 FILTERS AND CHARGE PUMPS

Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon

WHITEPAPER: ACHIEVING THE CRAMER-RAO LOWER BOUND IN GPS TIME-OF-ARRIVAL ESTIMATION, A FREQUENCY DOMAIN WEIGHTED LEAST-SQUARES ESTIMATOR APPROACH

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Phase Noise in Oscillators

Linear Phase-Noise Model

Review of Linear Time-Invariant Network Analysis

Optimization of Phase-Locked Loops With Guaranteed Stability. C. M. Kwan, H. Xu, C. Lin, and L. Haynes

Chapter 4 Code Tracking Loops

Signals and Spectra - Review

24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL

Notes on DPLL. Haiyun Tang Most of material is derived from Chistian s report[4]

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

Outline. Introduction Delay-Locked Loops. DLL Applications Phase-Locked Loops PLL Applications

Frequency Detection of CDRs (1)

DUE to its practical importance in communications, the

Exercises for lectures 13 Design using frequency methods

System on a Chip. Prof. Dr. Michael Kraft

Fundamentals: Frequency & Time Generation

Chapter 9: Controller design

Solutions to Problems in Chapter 4

Quantization Noise Conditioning Techniques for Digital Delta-Sigma Modulators

Charge Pump. Loop Filter. VCO Divider

Dallas Semiconductor 17

Digital Band-pass Modulation PROF. MICHAEL TSAI 2011/11/10

SYLLABUS. osmania university CHAPTER - 1 : TRANSIENT RESPONSE CHAPTER - 2 : LAPLACE TRANSFORM OF SIGNALS

HIGH-PERFORMANCE phase-locked loops (PLLs) are

Principles of Communications

L L, R, C. Kirchhoff s rules applied to AC circuits. C Examples: Resonant circuits: series and parallel LRC. Filters: narrowband,

Quartz Crystal Oscillators and Phase Locked Loops. Dominik Schneuwly Yves Schwab

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Second and Higher-Order Delta-Sigma Modulators

Chapter 12 Variable Phase Interpolation

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 12

A New Approach for Computation of Timing Jitter in Phase Locked Loops

University of Toronto Faculty of Applied Science and Engineering. ECE212H1F - Circuit Analysis. Final Examination December 16, :30am - noon

Homework Assignment No. 3 - Solutions

Appendix A: Exercise Problems on Classical Feedback Control Theory (Chaps. 1 and 2)

Oscillator Phase Noise

( s) N( s) ( ) The transfer function will take the form. = s = 2. giving ωo = sqrt(1/lc) = 1E7 [rad/s] ω 01 := R 1. α 1 2 L 1.

High-Speed Serial Interface Circuits and Systems. Lect. 4 Phase-Locked Loop (PLL) Type 1 (Chap. 8 in Razavi)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Table of Laplacetransform

MAS107 Control Theory Exam Solutions 2008

ECEN620: Network Theory Broadband Circuit Design Fall 2018

SNR Calculation and Spectral Estimation [S&T Appendix A]

C(s) R(s) 1 C(s) C(s) C(s) = s - T. Ts + 1 = 1 s - 1. s + (1 T) Taking the inverse Laplace transform of Equation (5 2), we obtain

EC CONTROL SYSTEM UNIT I- CONTROL SYSTEM MODELING

Performance of Feedback Control Systems

INTRODUCTION TO DELTA-SIGMA ADCS

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

MODULE I. Transient Response:

Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors

Process Control & Instrumentation (CH 3040)

Review of 1 st Order Circuit Analysis

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

EE C128 / ME C134 Fall 2014 HW 8 - Solutions. HW 8 - Solutions

Transcription:

Phase-Locked Loops Fundamentals of PLLs (III) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering

Phase transfer function in linear model i (s) Kd e (s) Open-loop transfer function System transfer function Error transfer function F (s) Ko s o (s) o (s) K d K o F (s) (loop gain) e (s) s (s) K d Ko F (s) G(s) H (s) o i ( s) 1 G ( s) s K d K o F ( s) (s) s E (s) e 1 H ( s) i ( s) s K d Ko F (s) G(s) 3-1 Ching-Yuan Yang / EE, NCHU

Steady-state phase errors Final-value theorem: lim() y t lim() t s0 sy s 1 lim() y nlim 1() z Y z z n z1 for Laplace transformer for -transformer Steady-state phase error: lim() x e tlim s0 s i() s s K K F() s d o 3- Ching-Yuan Yang / EE, NCHU

Phase offset Consider a step change of input phase: s i() s lim() lim t 0 e s x s0 s Kd KoF () s F(0) > 0 The loop eventually will track out any change of input phase. There is no steady-state phase error resulting from a step change of input phase in any PLL. 3-3 Ching-Yuan Yang / EE, NCHU

Frequency offset Consider a step change of input frequency: i()() t t i s s v lim() e tlim x s0 s K K F()(0) s K K F d o d o K o K d F(0) = DC gain = K DC [rad/s] called velocity constant Those familiar with servo terminology will recognize it as the velocity-error coefficient. may be due to an actual difference between the transmitter and receiver frequencies or it may be due to a Doppler shift. Static phase error: [rad] also called velocity error, or loop stress v K DC Another view: vd vc (VCO) vc vd F(0) (loop filter) e (PD) vd : DC o/p of PD K K o To produce the necessary vc requires the phase error e [rad] K K F(0) d o d 3-4 Ching-Yuan Yang / EE, NCHU

Steady-state velocity error between type-1 and type- PLLs In a type-1 PLL, the DC gain is finite, so static phase error is unavoidable. Static phase error impairs the performance of the PLL. In a type- PLL, the DC gain is infinite because of the integrator in the loop filter [whereby F(0) = ], so static phase error is zero. Note: No physical analog integrator has infinite DC gain, but the DC gain in most practical PLLs can be made large enough to reduce the static phase error to insignificance. 3-5 Ching-Yuan Yang / EE, NCHU

Frequency ramp Consider i(t) = t i(t) = t / nd-order type- PLL: Phase error i(s) = /s 3 s i ( s ) e (s) s n s n Acceleration error a lim e (t ) lim t s 0 s n s n n Physical insight: apply a DC voltage vd to the integrator of loop filter. vt Kv vc (t ) vc (0) d the rate of VCO changed freq. o d 1 1 vd K d e and n Ko Kd 1 e n What forms of F(s) is needed to reduce a to zero? 0 s 0 s s K K F ( s ) o d a lim F ( s) Y (s) and Y (0) 0 s type-3 PLL Tpye-3 PLL is useful in tracking signals from satellites or missiles. 3-6 Ching-Yuan Yang / EE, NCHU

Steady-state acceleration error between type- and type-3 PLLs Type- PLL requires large n. A large bandwidth to handle a rapidly changing input frequency In type-3 PLL, the input frequency rate can be accommodated in a loop with small bandwidth. 3-7 Ching-Yuan Yang / EE, NCHU

Transient response to a frequency step of nd -order type- PLL Two-path proportional-plus-integral configuration: K F() s K where K K 1 1 s 1 1 1 Small damping (large integral-path gain) leads to quick reversal of the transient, whereas large damping (small integral-path gain) leads to very slow reversal. For larger, the peak error approaches /K, which is the steady-state error of a type 1 PLL. 3-8 Ching-Yuan Yang / EE, NCHU

Theoretical spectrum of oscillator output 3-9 Ching-Yuan Yang / EE, NCHU

Noise spectrum Power spectral density (PSD): The spectrum shows how much power the signal carries at each frequency. More specifically, the PSD, S X ( f ), of a noise waveform x(t ) is defined as the average power carried by x(t) in a one-hertz bandwidth around f. S X (f) is expresses in V /Hz. The spectrum shows the power carried in a small bandwidth at each frequency, revealing how fast the waveform is expected to vary in the time domain. 3-10 Ching-Yuan Yang / EE, NCHU

Spectrum power Two-sided and one-sided noise spectra Since S X ( f ) is an even function of f for real x(t), the total power carried by x(t) in the frequency range [ f 1 f ] is equal to f f f P 1 f1, f S X f df S f X f df S X f df f1 f1 Folded white spectrum 3-11 Ching-Yuan Yang / EE, NCHU

VCO Noise in Wireless Systems VCO noise has a negative impact on system performance. Receiver lower sensitivity, poorer blocking performance. Transmitter increased spectral emissions (output spectrum must meet a mask requirement). Noise is characterized in frequency domain. 3-1 Ching-Yuan Yang / EE, NCHU

VCO Noise in High Speed Data Links VCO noise also has a negative impact on data links. Receiver increases bit error rate (BER) Transmitter increases jitter on data stream (transmitter must have jitter below a specified level) Noise is characterized in the time domain. 3-13 Ching-Yuan Yang / EE, NCHU

Noise Sources Impacting VCO Extrinsic noise: Noise from other circuits (including PLL) Intrinsic noise: Noise due to the VCO circuitry 3-14 Ching-Yuan Yang / EE, NCHU

VCO Model for Noise Analysis We will focus on phase noise (and its associated jitter) Model as phase signal in output sine waveform out (t ) cos f ot out (t ) Using a familiar trigonometric identity out (t ) cos( f ot )cos out (t ) sin( f ot )sin out (t ) Given that the phase noise is small cos out (t ) 1, sin out (t ) out (t ) out (t ) cos( f ot ) sin( f ot ) out (t ) 3-15 Ching-Yuan Yang / EE, NCHU

- Calculation of Output Spectral Density Calculate autocorrelation Take Fourier transform to get spectrum Note that * symbol corresponds to convolution In general, phase spectral density can be placed into one of two categories Phase noise out (t) is non-periodic Spurious noise out (t) is periodic 3-16 Ching-Yuan Yang / EE, NCHU

Output Spectrum with Phase Noise Suppose input noise to VCO (vn(t)) is bandlimited, non-periodic noise with spectrum Svn(f). In practice, derive phase spectrum as K S out ( f ) v Svn ( f ) f Resulting output spectrum Sout ( f ) S sin ( f ) S sin ( f ) S out 3-17 Ching-Yuan Yang / EE, NCHU

Measurement of Phase Noise in dbc/hz Sout(f) 1 S out(f) dbc/hz fo fo f Definition of L(f) Spectral density of noise L ( f ) 10 log Power of carrier Units are dbc/hz. For this case out ( f ) L ( f ) 10 log 10 log out ( f ) Valid when out(t) is small in deviation (i.e., when carrier is not modulated, as currently assumed) 3-18 Ching-Yuan Yang / EE, NCHU

Single-Sided Version Definition of L(f) remains the same Spectral density of noise Power of carrier Units are dbc/hz. For this case So, we can work with either one-sided or two-sided spectral densities since L(f) is set by ratio of noise density to carrier power. 3-19 Ching-Yuan Yang / EE, NCHU

Output Spectrum with Spurious Noise Suppose input noise to VCO is d vn (t ) spur cos( f spur t ) Kv out (t ) K v vn (t )dt Resulting output spectrum dspur f spur sin( f spur t ) Sout ( f ) S sin ( f ) S sin ( f ) S out 1 d spur f spur 1 d spur f spur 3-0 Ching-Yuan Yang / EE, NCHU

Measurement of Spurious Noise in dbc 1 dspur f spur Definition of dbc Power of tone 10 log Power of carrier We are assuming double sided spectra, so integrate over positive and negative frequencies to get power. (Either single or double-sided spectra can be used in practice). For this case dspur dspur f spur 10 log dbc 0 log f spur 3-1 Ching-Yuan Yang / EE, NCHU

Phase noise in oscillators FkT 10 log P sig Measured in db below carrier per unit bandwidth. FkT Phase noise: L ( f ) 10 log Psig f1/ f 3 f 0 1 1 f Q f Note: Leeson assumed that F( f) was constant over frequency. Hajimiri, IEEE JSSC, Mar. 000 3- Ching-Yuan Yang / EE, NCHU

Phase Noise of A Practical Oscillator FkT 10 log Psig Phase noise drops at -0 db/decade over a wide frequency range, but deviates from this at: Low frequencies slope increases (often -30 db/decade) High frequencies slope flattens out (oscillator tank does not filter all noise sources) Frequency breakpoints and magnitude scaling are not readily predicted by the analysis approach taken so far. 3-3 Ching-Yuan Yang / EE, NCHU

Phase-noise propagation in a PLL o, W o ( f ) i, W i ( f ) i e Ko s v o, W o ( f ) Phase-noise spectral density caused by the internal phase noise of VCO: Output phase-noise spectral density: W o o ( f ) W o ( f ) E ( f ) The phase error e due to o is o, so W e o ( f ) W o o ( f ) W o ( f ) E ( f ) (A) Phase-noise spectral density caused by input phase noise: The tracked phase-noise spectrum W o i ( f ) W i ( f ) H ( f ) The untracked phase-noise spectrum (phase-error spectrum) W e i ( f ) W i ( f ) E ( f ) Untracked jitter: (A) + (B) Wu ( f ) W ( f ) E ( f ) (B) where W ( f ) W i ( f ) W o ( f ) and the subscript u indicates untracked phase noise. 3-4 Ching-Yuan Yang / EE, NCHU

Bandwidth trade-off E( f ) has a highpass frequency response. An increase in PLL bandwidth K shifts the highpass corner to a higher frequency and reduces the integrated untracked phase jitter. This is opposite to the effect of bandwidth on phase jitter caused by additive noise. H( f ) has a lowpass frequency response. Total phase jitter cause by additive noise and phase noise: 0 '()()()() o n 0 W f H f df W f E f df 3-5 Ching-Yuan Yang / EE, NCHU

Delay-locked loops Vin Vout Vcont Voltage-Controlled Delay Line Vout Vin Phase Detector Charge Pump Low-Pass Filter Vc Delay line much less noisy than VCOs. First-order system (for first-order LPF), thus very stable. But input and output frequencies must be equal. 3-6 Ching-Yuan Yang / EE, NCHU

Phase transfer function in linear model (DLL) i (s) Kd e (s) F (s) K VCDL o (s) o (s) K d KVCDL F ( s ) (loop gain) e (s) (s) K d KVCDL F ( s ) G (s) H (s) o i ( s ) 1 G ( s ) 1 K d KVCDL F ( s ) (s) 1 E (s) e 1 H ( s) i ( s) 1 K d KVCDL F ( s ) Open-loop transfer function G ( s ) System transfer function Error transfer function 3-7 Ching-Yuan Yang / EE, NCHU

3-8 Ching-Yuan Yang / EE, NCHU Transfer function of DLL Transfer function of PD/CP/LPF Close-loop transfer function Discussion The closed-loop transfer can be used to determine how out settles if in experiences a change. n, In practice R P may not be need because the loop contains only one pole at the origin.

Skew reduction Skew between data and buffered clock Use of a PLL to eliminate skew Use of a DLL to eliminate skew 3-9 Ching-Yuan Yang / EE, NCHU