N-Channel ENHANCEMENT MODE POWER MOSFET 0V

Similar documents
Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 30 V V GS Gate-Source Voltage ±20 V

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 600 V V GS Gate-Source Voltage ±30 V

AO3411 P-Channel Enhancement Mode Field Effect Transistor

AOT404 N-Channel Enhancement Mode Field Effect Transistor

-3.3A -2.8A. Part Number Case Packaging DMC2057UVT-7 TSOT / Tape & Reel DMC2057UVT-13 TSOT / Tape & Reel

-202mA. Pin 1 D1. Diode. Part Number Case Packaging DMC21D1UDA-7B X2-DFN ,000/Tape & Reel

AO4620 Complementary Enhancement Mode Field Effect Transistor

AO7401 P-Channel Enhancement Mode Field Effect Transistor

AOP606 Complementary Enhancement Mode Field Effect Transistor

PPM3T60V2 P-Channel MOSFET

Features. T A =25 o C unless otherwise noted

Max Q1. Symbol V GS I DM 15 I DSM 7.8 I AS E AS V SPIKE P D 2.5 P DSM. Junction and Storage Temperature Range T J, T STG

AO V Dual P + N-Channel MOSFET

Features. Low gate charge. Symbol Parameter Q1 Q2 Units. Pulsed 8 8 Power Dissipation for Single Operation (Note 1a) (Note 1b) 0.

Complementary (N- and P-Channel) MOSFET

AON4605 Complementary Enhancement Mode Field Effect Transistor

AO4802 Dual N-Channel Enhancement Mode Field Effect Transistor

SSF7NS65UF 650V N-Channel MOSFET

BSS84 P-Channel Enhancement Mode Field-Effect Transistor

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. Top View

AOD466 N-Channel Enhancement Mode Field Effect Transistor

430mA -304mA -263mA D 1 G 2 S 1 G 1. Bottom View

M C C. Revision: A 2017/01/27 MCQ15N10Y SOP-8. Features Halogen free available upon request by adding suffix "-HF"

AONR V P-Channel MOSFET

V DS I D (at V GS = -10V) -50A R DS(ON) (at V GS = -6V) 100% UIS Tested 100% R g Tested. Symbol V V GS. Gate-Source Voltage I DM I D A A

AON6266E 60V N-Channel AlphaSGT TM

SSF65R580F. Main Product Characteristics 700V. V J max. 0.52Ω (typ.) I D 8.0A TO-220F. Features and Benefits. Description

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% Rg Tested. G Pin 1

V DS. I D (at V GS =-4.5V) -40A R DS(ON) (at V GS =-1.8V) 100% UIS Tested 100% R g Tested. DFN 3x3_EP D

AOD4184A 40V N-Channel MOSFET

AON V Channel AlphaSGT TM

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. DFN 3.3x3.3 EP D. Top View

MDS9651 Complementary N-P Channel Trench MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. Top View

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. Top View. Symbol Drain-Source Voltage 30 Gate-Source Voltage V GS

AO4607, AO4607L(Lead-Free) Complementary Enhancement Mode Field Effect Transistor

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% Rg Tested. Top View. Pin 1

OptiMOS 2 Small-Signal-Transistor

NTMFD4C85N. PowerPhase, Dual N-Channel SO8FL. 30 V, High Side 25 A / Low Side 49 A

M C C. MCB150N06YB. Field Effect Transistor. Features. N-Channel Enhancement Mode D 2 -PACK. Internal Block Diagram

AON V N-Channel SRFET

OptiMOS P2 Small-Signal-Transistor

IRLML2030TRPbF HEXFET Power MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% R g Tested. Top View. Symbol V

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. Top View

A I DM W/ C V GS. Thermal Resistance Symbol Parameter Typ. Max. Units

SIPMOS Small-Signal-Transistor

Features. R DS(on) = 25 C unless otherwise noted. Symbol Parameter Q2 Q1 Units

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

P-Channel Enhancement Mode Mosfet

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% R g Tested. Top View. Top View G PIN1

BUK B. N-channel TrenchMOS standard level FET

TO-247-3L Inner Circuit Product Summary I C) R DS(on)

500V N-Channel MOSFET

Automotive N- and P-Channel 100 V (D-S) 175 C MOSFET

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

P-Channel Enhancement Mode Mosfet

AOD452 N-Channel Enhancement Mode Field Effect Transistor

I D T A = +25 C. Part Number Case Packaging DMC4029SK4-13 TO ,500/Tape & Reel

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

OptiMOS -P Small-Signal-Transistor

SSF8NP60U. Main Product Characteristics: 600V V DSS. 0.73Ω (typ.) Features and Benefits: Description: Absolute max Rating:

BSS 223PW. ESD Class; JESD22-A114-HBM Class 0. Product Summary V DS -20 V R DS(on) 1.2 Ω I D A. Qualified according to AEC Q101

BSS123. Rev K/W. R thja

OptiMOS 2 Small-Signal-Transistor

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% R g Tested G G S G

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

AO V Dual N-Channel MOSFET

SIPMOS Small-Signal-Transistor

PSMN002-25P; PSMN002-25B

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

OptiMOS 3 M-Series Power-MOSFET

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

OptiMOS 3 M-Series Power-MOSFET

P-Channel Enhancement Mode Field Effect Transistor PARAMETERS/TEST CONDITIONS SYMBOL LIMITS UNITS

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

SIPMOS Power-Transistor

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

OptiMOS 2 Power-Transistor

OptiMOS Small-Signal-Transistor

SOT-563 Q 1 Q 2 BOTTOM VIEW. Characteristic Symbol Value Unit Drain Source Voltage V DSS 20 V Gate-Source Voltage V GSS ±8 V T A = 25 C T A = 85 C

TrenchMOS ultra low level FET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PHB108NQ03LT. N-channel TrenchMOS logic level FET

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. Top View

PDM6UT20V08E N-Channel and P-Channel,20V,Small signal MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

N-channel TrenchMOS logic level FET

N- & P-Channel Enhancement Mode Field Effect Transistor

GP1M003A080H/ GP1M003A080F GP1M003A080HH/ GP1M003A080FH

Transcription:

PRIMARY CHARACTERISTICS BVD DSS 0V PR-PAK PACKAGE R DS(ON) I D. mω A FEATURES Low On-Resistance Low Input Capacitance Green Device Available Low Miller Charge 100% EAS and 100% Rg Guaranteed DESCRIPTION The uses advanced Trench technology and designs to provide excellent RDS(ON) with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications. The meet the RoHS and Green Product requirement, 100% EAS and 100% Rg guaranteed with full function reliability approved. Absolute Maximum Ratings Parameter Symbol Ratings Unit Drain-Source Voltage V DS 30 V Gate-Source Voltage V GS ±20 V Continuous Drain Current I D @T C =25 40 A I D @T C =70 33.6 A Pulsed Drain Current (NOTE 1) I DM 120 A Continuous Drain Current Total Power Dissipation I D @T A =25 10.7 A I D @T A =70 8.6 A P D @T C =25 30.4 W P D @T A =25 2.0 W Single Pulse Avalanche Energy, L=0.1mH E AS 11.25 mj Single Pulse Avalanche Current, L=0.1mH I AS 15 A Operating Junction and Storage Temperature Range T J, T STG -55 ~ +150 Thermal Data Parameter Symbol Conditions Max. Value Unit Thermal Resistance Junction-ambient (NOTE 2) R θja Steady State 62.5 / W Thermal Resistance Junction-case (NOTE 2) R θjc Steady State 4 /W P 1

Electrical Characteristics (Tj = 25 unless otherwise specified) Parameter Symbol Min. Typ. Max. Unit Test Conditions Drain-Source Breakdown Voltage BV DSS 30 - - V V GS =0, I D =250uA Gate Threshold Voltage V GS(th) 1.2-2.5 V V DS =V GS, I D =250uA Gate-Source Leakage Current I GSS - - ±100 na V GS = ±20V Drain-Source Leakage Current I DSS - - 1 ua V DS =24V, V GS =0 Static Drain-Source On-Resistance R DS(ON) Total Gate Charge Q g - 8 - Gate-Source Charge Q gs - 3 - Gate-Drain ( Miller ) Change Q gd - 4.5 - - 8.5 9.5 V GS =10V, I D =10A mω - 12 13 V GS =4.5V, I D =8A nc I D =10A V DS =15V V GS =4.5V Turn-on Delay Time T d(on) - 15 - Rise Time T r - 12 - Turn-off Delay Time T d(off) - 14 - Fall Time T f - 10 - Input Capacitance C iss - 580 - Output Capacitance C oss - 95 - Reverse Transfer Capacitance C rss - 60 - ns pf V DS =15V I D =10A V GS =4.5V R G =3Ω V GS =0V V DS =15V f=1.0mhz Guaranteed Avalanche Characteristics Parameter Symbol Min. Typ. Max. Unit Test Conditions Single Pulse Avalanche Energy (NOTE 3) EAS 7.2 - - mj VDD=20V, L=0.1mH, IAS=12A Source-Drain Diode Parameter Symbol Min. Typ. Max. Unit Test Conditions Diode Forward Voltage V SD - - 1.3 V I S =10A, V GS =0V Reverse Recovery Time t rr - 14 - ns Reverse Recovery Charge Q rr 11 - nc I F =10A, di/dt=100a/μs, T J =25 Notes: 1. The data tested by pulsed, pulse width 300us, duty cycle 2%. 2. R θja is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R θjc is guaranteed by design while R θca is determined by the user's board design. R θja shown below for single device operation on FR-4 in still air. 3. The Min. value is 100% EAS tested guarantee. P 2

Fig.1 Typical Output Characteristics Fig.2 On-Resistance vs. G-S Voltage Fig.3 On-Resistance vs. Drain Current Fig.4 Normalized R DSON vs. T J Fig.5 Normalized V GS(th) vs. T J Fig.6 Forward Characteristics of Reverse P 3

Fig.7 Gate Charge Characteristics Fig.8 Capacitance Characteristic Fig.9 Safe Operating Area Fig.10 Power Dissipation Fig.11 Drain Current vs. T J Fig.12 Transient Thermal Impedance P 4

Mounting and Storage Conditions(Reflow soldering Temperature profile) Willas has set the following requirements for the heat resistance of components. [Assumption] Moisture absorption prior to the reflow/flow soldering of components in dry pack. With components in dry pack, reflow/flow soldering shall be completed within 168 hours after unpacking (Storage environment:30 C 70%RH) peak 230 C E 217 C *3 Temperature [ C] Preheating Room temp. A B C D 180 C 120 C Time [sec] Conditions Components size 1 28mm or less Unit A Temp. rise gradient 2 1-3 C/sec B Heating time 50-150 sec Heating temperature 120-180 C C Temp. rise gradient 2 1-3 C/sec D Time over 230 C 90 sec E Peak temperature 260 C Peak-temp. hold time 1-5 sec Soldering 2 times *1.Length or width, whichever is the greater outside dimension (length for a rectangular component) *2.Temperatures and time for A through E in the table above shall be measured on the top surface of the components size. *3.Time over 217 C be 90-150 seconds. P 5

Outline Drawing REF. Millimeter Millimeter REF. Min. Max. Min. Max. A 0.80 1.00 E 5.70 5.90 A1 0.00 0.05 e 1.27 BSC. b 0.35 0.49 H 5.95 6.20 c 0.254 Ref. L1 0.10 0.18 D 4.90 5.10 G 0.60 Ref. F 1.40 Ref. K 4.00 Ref. Dimensions in inches and (millimeters) Rev.A P 6

Suggested Soldering Pad Layout. (. ). (. ).024(0.62). ( ) Dimensions in inches and (millimeters) RevA P 7

Reel Taping Specification - Surface Mount Device Package Packing Option Immediate Intermediate Intermediate Outer box Quantity Container Quantity Quantity PR-PAK 13" Reel 3000 pcs (reel) Box 6000 pcs (2 reels) 30 K (5Box) P 8

Packing Method Trailer>17cm Leader>40cm LABEL LABEL P 9

Ordering Information: Device PN -T (1) H (2) -WS Note: (1) Packing code, Tape & Reel Packing (2) Haloge free product for packing code suffix H Packing Tape&Reel: 3 Kpcs/Reel ***Disclaimer*** WILLAS reserves the right to make changes without notice to any product specification herein, to make corrections, modifications, enhancements or other changes. WILLAS or anyone on its behalf assumes no responsibility or liability for any errors or inaccuracies. Data sheet specifications and its information contained are intended to provide a product description only. "Typical" parameters which may be included on WILLAS data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. WILLAS does not assume any liability arising out of the application or use of any product or circuit. This is the preliminary specification. WILLAS products are not designed, intended or authorized for use in medical, life-saving implant or other applications intended for life-sustaining or other related applications where a failure or malfunction of component or circuitry may directly or indirectly cause injury or threaten a life without expressed written approval of WILLAS. Customers using or selling WILLAS components for use in such applications do so at their own risk and shall agree to fully indemnify WILLAS Inc and its subsidiaries harmless against all claims, damages and expenditures. P 10