Svoboda-Tung Division With No Compensation
|
|
- Bernadette Burke
- 5 years ago
- Views:
Transcription
1 Svoboda-Tung Division With No Compensation Luis MONTALVO (IEEE Student Member), Alain GUYOT Integrated Systems Design Group, TIMA/INPG 46, Av. Félix Viallet, Grenoble Cedex, France. Abstract The development of a new general radix-b division algorithm, based on the Svoboda-Tung division, suitable for VLSI implementation is presented. The new algorithm overcomes the drawbacks of the Svoboda-Tung techniques that have prevented the VLSI implementation. First of all, the proposed algorithm is valid for any radix b 2; and next, it avoids the possible compensation due to overflow on the iteration by re-writing the two most significant digits of the remainder. This simplifies both the generation of the multiples of the divisor and the quotient digit selection function. An analysis of the algorithm shows that a known radix-2 and two recently published radix-4 division algorithms are particular cases of this general radix-b algorithm. Finally, since the new algorithm is valid only for a reduced range of the IEEE normalised divisor, a pre-scaling technique, based on the multiplication of both the operands by a stepwise approximation to the reciprocal of the divisor is also presented. 1: Introduction As the capabilities of IC technologies improve, hardware implementation of all basic arithmetic operations is becoming important in the design of processors. Whereas the design of fast and efficient adders and multipliers is well understood, division and square root still remain a serious design challenge [1]. There are mainly two techniques for performing division. The digitrecurrence approach that uses addition/subtraction and shifting in a manner similar to the paper-and-pencil approach, and the Newton-Raphson method that uses multiplication and addition to develop increasingly accurate approximations to the desired quotient [2]. The division algorithm to be presented in this paper uses the first approach. Digit-recurrence algorithms obtain the quotient digitwise. In the very well known SRT division [3] the quotient digit is selected by inspecting a few of the most significant digits of both the remainder and the divisor. In 1963, Svoboda [4] published a division algorithm where the quotient digit is estimated without considering the divisor, if the estimate is not accurate an overflow occurs and a compensation is carried out; Tung in [5] and [6] investigated the implementation of the Svoboda division with a signed digit-set. The Svoboda-Tung algorithm however has two main drawbacks that have prevented the VLSI implementation: a) It is valid for radixes greater than 4, and b) Because of the possible compensation due to overflow on the iteration, the quotient digit is actually selected from an over-redundant digit-set (i.e. the quotient digit can be greater than the radix-b [7]), hence the generation of some of the multiples of the divisor is not straightforward. The purpose of this paper is to describe the development of a new division algorithm based on the Svoboda-Tung techniques that overcomes the drawbacks. First of all, it is valid for any radix b 2; and next, the possible compensation due to overflow on the iteration is avoided by re-writing the two most significant digits, as a result of this, the quotient digit is selected from the same digit-set as of the remainder. This simplifies both the generation of the multiples of the divisor and the quotient digit selection function. An analysis of the algorithm shows that a known radix-2 and two recently published radix-4 division algorithms [8], [9], [10], [11] are particular cases of this general radix-b algorithm. The paper is structured as follows. Section 2 reviews very briefly the principles of the digit-recurrence and the Svoboda-Tung divisions. In section 3, the drawbacks of the Svoboda-Tung division that have prevented the VLSI implementation are studied. Sections 4 and 5 describe the development of the new Svoboda-Tung division with no compensation. In section 6, the new algorithm is analysed for several combinations of radixes and digit-sets. Section 7 discusses the pre-scaling technique that lets the algorithm conform to the IEEE 754 standard. Finally, section 8 presents the conclusions.
2 2: Preliminaries Division can be mathematically defined by the following equation: X = Q*Y + R. The dividend X and the divisor Y are IEEE normalised numbers (1 X < Y < 2) [12], Q is the quotient, and R is the remainder. Digit-recurrence division algorithms obtain Q digitwise, based on the recurrence: R (j+1) = b * R - q j+1 * Y. (2.1) R is the remainder after the jth iteration, R (0) is the dividend X, R (n-1) is the final remainder R (n is the number of digits of the quotient Q), b is the radix, and q j+1 is the quotient digit selected at the (j+1)th step [3]. n-1 Q = j=0 q j * b -j and R n-1 = i=0 (r i * b -i ) * b -j. In these equations: j = 0, 1,, n-1 is the recursion index, i = 0, 1,, n-1 is the digit index of the remainder, and r i stands for the ith digit of the jth remainder. On each step of the recurrence, q j+1 is selected from a given digit-set D, so that the remainder stays bounded by: -Y < R (j+1) < Y. The SRT division [3] uses a redundant signed digit-set to represent the quotient Q and selects the quotient digit q j+1 by inspecting a few of the most significant digits of both the remainder R and the divisor Y. In 1963, Svoboda [4] published a division algorithm, where q j+1 is estimated independent of the divisor Y. The estimate of q j+1 is the most significant digit r 1 of every jth remainder, if the estimate is not accurate, an overflow occurs and a compensation is carried out. The Svoboda algorithm is valid for a divisor in the range 1 Y < 1 + 1/b and uses the conventional digit-set D = {0, 1, b - 1}. Tung in [5] and [6] investigated the implementation of the Svoboda division with a signed digit-set D<b.> = { _ 1 _, 0, 1 } (b is the radix, _ stands for -, and 5b/2 + 1 b - 1) [13]. The algorithm uses the recurrence (analogous to 2.1): R (j+1) = b * R - (b * t 0 + r 1 ) * Y (2.2) where, t 0 {1 _, 0, 1} is the overflow from r 1 to r 0. The Svoboda-Tung algorithm is valid for a divisor Y in the range [13]: (b - 1) * b ( + 1) < Y < (b - 2) (b - 1) * ( - 1) (2.3) 3: Drawbacks of the Svoboda-Tung division The Svoboda-Tung division presents the following difficulties that have prevented the VLSI implementation: a) Since the remainder R and the divisor Y are represented using the signed digit-set D<b.>, carry propagation free addition/subtraction is only possible for radixes b 4 [13]. Moreover, if radix-4 were used, according to Avizienis' definition would be 3 and from inequality (2.3) we would get 1 < Y < 1, which is impossible to achieve. In conclusion, the Svoboda-Tung algorithm is valid for radixes b > 4. b) Since a compensation has to be carried out when an overflow occurs due to a wrong estimate of the quotient digit, q j+1 is finally selected from an over-redundant digitset D<b.υ> = {υ _ 1 _, 0, 1 υ} (a digit-set where υ b) [7], in this case υ = For example, suppose drawback a) is overcome so that the Svoboda- Tung algorithm is valid for radixes b 2; if the radix-4 signed digit-set D<4.2> = {2 _, 1 _, 0, 1, 2} were used to represent the remainder, the quotient digit q j+1 would actually have to be selected from the over-redundant digitset D<4.5> = {5 _ 1 _, 0, 1 5}. It is obvious that some of the multiples of the divisor Y can not be easily generated. 4: The new Svoboda-Tung division with no compensation In order to overcome the drawbacks of the Svoboda- Tung division, the following modifications have been introduced into the original algorithm. a) A signed digit-set D<b.> = { _ 1 _, 0, 1 } with in the range 5b/2 b - 1 (Note the difference with Avizienis' definition) is used to represent the quotient Q, and the remainder R ; and the conventional digit-set D = {0, 1 b - 1} is used to represent the divisor Y. This choice still allows carry propagation free, then fast, addition and subtraction. b) The possible overflow on the iteration is avoided by re-writing the two most significant digits of every jth (j+1) remainder r 1 so that r 0 is always zero, therefore t 0 = 0 and q j+1 = r 1. Recurrence (2.2) then becomes: R (j+1) = b * R - r 1 * Y (4.1) c) The following tighter arithmetic bounds are imposed: - b - 1 < R(j+1) < b - 1 (4.2)
3 5: Range of the divisor and correctness of the algorithm In this section, the range of the divisor Y for which the algorithm is valid is deduced. The following inequality is obtained by replacing recurrence (4.1) in inequality (4.2): - b b * R < r 1 * Y < b b * R (5.1) Since inequality (5.1) must be satisfied for all R, the smallest of the upper bound and the greatest of the lower bound have to be considered. In view of this fact, inequality (5.1) can be re-written as: - b b *R max < r 1 * Y < b b *R min (5.2) R is maximal when all its digits to the right of the decimal point have the highest digit magnitude, i.e.: R max = 0.. Thus: b * R max * b b - 1 (5.3) The R minimal that could mislead to a wrong estimate of the prospective quotient digit q j+1 arises when R assumes the format: R min = 0. _. Hence: b * R min + b - b * (b - 1) (5.4) It should be pointed out that the symmetrical formats of the two just described lead to the same results. The following inequality is obtained by replacing relations (5.3) and (5.4) in inequality (5.2): 1 Y < 1 + δ, where δ = + * b (5.5) Notice that the algorithm is valid if and only if δ is greater than 0. This means that, if r 1 and have different signs, must be such that >. When these two conditions are not met, r 1 are rewritten using alternative digits r 1a a so that the following equation will hold: b * r 1 + = b * r 1a + a If r 1 is positive but not zero, r 1a is set to r 1a = r 1-1, and a is computed from the equation: a = + b. Else if r 1 is negative, r 1a is set to r 1a = r 1 + 1, and a is computed from the equation: a = r 2 - b. Since a must be such that r 2a, re-writing r 1 is possible if r 2 b -. It can be concluded that the worst misleading condition appears when: = b. 6: Analysis of the algorithm Table 1 lists 1/δ for all the possible combinations of and for radixes 2 and 4. It is worth noting that the only possible radix-2 division algorithm of this kind corresponds to Burgess' algorithm [8] (*), where 1 _ 1 is rewritten as 01 _ and 11 _ as 01; the minimally redundant radix- 4 algorithm = 2, = 1 _ corresponds to the algorithm presented in [9] (**), where r 1 are re-written whenever their signs are different and = 2; and the maximally redundant radix-4 algorithm = 3, = 1 _ corresponds to Srinivas et. al.'s algorithm [10] (***), where r 1 are rewritten whenever their signs are different and 2., Table 1: 1/δ for radixes 2 and 4. Radix-b 2 4 1, 0 _ * , 2 _ , 1 ** , 0 _ , 1 *** Let us continue the analysis of the algorithm for higher radixes with different combinations of the possible digitsets and re-writing conditions. Let "MRMR" be the Maximally Redundant Maximally Rewritten case, where: = b - 1, and = 0. Then: 1/δ = b. Let "MRmr" be the Maximally Redundant minimally re-written case where: = b - 1, and = 2 - b. Then: 1/δ = b(b-1). Let "mr" be the minimally redundant case where: = b/2, and = 1 - b/2. Then: 1/δ = b 2 /2. Finally, let "MROR" be the Maximally Redundant Optimally Re-written case where: = b - 1, and = 1 - b/2. Then: 1/δ = 2(b-1). This case is called Optimally Re-written because the implementation of its quotient digit selection function demands the examination of one radix-b digit plus only one binary signed digit {1 _, 0, 1}, while all other cases demand the examination of two full radix-b digits. Table 2 shows 1/δ in these special cases for radixes 2 b 64. A case not listed in Table 2 and deserving special attention concerns radix-16 with digit-set D<16.10>, because all digits in such a digit-set can be represented as
4 the sum of two digits from the radix-4 digit-set D<4.2> (i.e. D<16.10> = 4 * D<4.2> + D<4.2>) [14]. The minimally re-written version of this case is: b = 16, = 10, = 5 _ ; therefore 1/δ = 32. Table 2: 1/δ in the special cases. Radix - b Case δ MRMR b MRmr b(b-1) mr b 2 /2; MROR 2(b-1) ,5 0,4 0,3 0,2 0,1 d MRMR MROR mr MRmr MRMR: MRmr: mr: MROR: Maximally Redundant Maximally Re-written Maximally Redundant minimally re-written minimally redundant Maximally Redundant Optimally Re-written 0, Fig. 1: δ in the special cases. b Data from Table 2 is shown graphically in Fig. 1 for radixes 2 b 16. Assuming IEEE normalised operands, it is clear that greater the δ the simpler is the scaling unit, because less number of bits have to be considered in order to decide which constant K the operands should be multiplied by, so that the divisor is scaled into the proper range. It is also clear that the quotient digit selection unit is simpler if less number of bits have to be examined. In light of these two remarks the following conclusions can be made: a) the "MRmr" case is not suitable at all for VLSI implementation because it has the smallest δ and its quotient digit selection function requires the examination of two full radix-b digits, b) the "MRMR" case is not convenient either because its quotient digit selection function also requires the examination of two full radix-b digits, although it has the greatest δ, c) the "mr" case is comparable to the "MROR" case for radixes b 4, and d) the "MROR" case is the most suitable for radixes b > 4, but intermediate solutions such as the digit-set D<16.10> could be more performing. 7: Pre-scaling of the operands Whereas on one hand, the IEEE 754 standard [11] specifies a normalised range for the operands (1 X < Y < 2), on the other hand, the proposed division algorithm is valid for a scaled divisor in the range 1 Ys < 1 + δ, where 0 < δ < 1; therefore pre-scaling of the dividend and the divisor is required. The pre-scaling technique to be described is based on the idea of finding a stepwise approximation K to the reciprocal 1/Y [15], and then multiplying both the operands by this approximation. In this way, a scaled divisor "Ys" close to and greater than 1 is obtained. Since the divisor Y is normalised, K lies in the range 1/2 K < 1. The accuracy of the approximation to the reciprocal 1/Y depends on δ and has to be such that the following inequality holds: 1 K * Y < 1 + δ (7.1) The technique is graphically illustrated by Fig. 2, where the reciprocal 1/Y and the stepwise approximation K are plotted for δ = 1/4. Notice that the distances between two consecutive steps of the approximation K are equal and notice also that the error of the approximation is always positive and less than δ = 1/4. The transition points from one step to the next have been placed in such a way that a minimum number (chosen to be 5) of the most significant digits of the divisor Y is examined.
5 1,0 0,9 0,8 0,7 0,6 0,5 1/Y, K 1,0 1,2 1,4 1,6 1,8 2,0 Fig. 2: The prescaling technique for δ = 1/4. In general, the pre-scaling technique can be mathematically formulated as follows: Since the divisor Y is normalised and K is an approximation to its reciprocal 1/Y, they can be written as: Y = 1 + d, and K = 1 - e, where "d" is within the range (0, 1], and "e" lies within the range (0, 1/2]. Consequently inequality (7.1) can be re-written as: 1 (1 - e) * (1 + d) < 1 + δ (7.2) Inequality (7.2), in turn can be expressed as: e 1 - e d < δ + e 1 - e Y (7.3) In order to simplify the circuitry of the pre-scaling unit, the full precision variables "δ", "d", and "e" in inequality (7.2) are replaced appropriately by their truncated versions that can be expressed as a sum of few terms of the form 2 -h, "h" being an integer. This allows the use of a simple full adder, or at the most a tree of full adders, as a multiplier [16]. The pre-scaling technique can be summarised as follows: a) A truncated δt = 2 -s δ is found. s = log2 (1/δ). b) The full precision fraction "e" is replaced by a stepwise approximation of the form e i = i * δt/2, where 0 i < 1/δt; thus the approximation to the reciprocal 1/Y has the format K i = 1 - i * 2 -(s+1). In other words, the range of the reciprocal 1/Y is divided into 2 s equal intervals. c) Using inequality (7.3), the corresponding range of "d i ", for which "e i " is valid, is computed. d) The transition points "d i " are selected such that they lie inside the valid range computed in c) and are of the form d i = m * 2 -p, "m" and "p" being integers. 8: Conclusions A new digit-recurrence division algorithm, based on the Svoboda-Tung techniques, has been described and analysed. The new algorithm overcomes the drawbacks of the Svoboda-Tung division; it is valid for any radix b 2 and it avoids the possible compensation due to overflow on the iteration by re-writing the two most significant digits of the remainder. The analysis of the algorithm has shown that Burgess' [8] and Srinivas et. al.'s [10] algorithms are particular radix-2 and radix-4 cases of this general radix-b algorithm. The new algorithm is valid for a reduced range of the IEEE normalised divisor Y, namely 1 Y < 1 + δ, where: δ = + * b being the highest digit magnitude in the digit-set, and the highest non-re-writable magnitude of the second most significant digit of the remainder. Finally, a general and simple pre-scaling technique, based on the multiplication of the operands by a stepwise approximation to the reciprocal of the divisor 1/Y has been presented. References [1] M. D. Ercegovac and T. Lang, "Division and Square Root: Digit-Recurrence Algorithms and Implementations," The Netherlands: Kluwer Academic Publishers, [2] E. E. Swartzlander, Jr, "Computer Arithmetic," vol. 1, Los Alamitos - California, IEEE Computer Society Press, 1990, pp [3] D. E. Atkins, "Higher-radix division using estimates of the divisor and partial remainders," IEEE Trans. Comp., vol. C-17, no. 10, pp , Oct [4] A. Svoboda, "An algorithm for division," Information Processing Machines (Prague, Czechoslovakia), no. 9, pp , [5] C. Tung, "A division algorithm for signed-digit arithmetic," IEEE Trans. Comp. (Short Notes), vol. C- 17, pp , Sept [6] C. Tung, "Signed-digit division using combinational arithmetic nets," IEEE Trans. Comp., vol. C-19, no. 8, pp , Aug [7] P. Montuschi and L. Cimiera, "Over-redundant digit sets and the design of digit-by-digit division units," IEEE
6 Trans. on Comp., vol. 43, no. 3, pp , March [8] N. Burgess, "A fast division algorithm for VLSI " in Proc. IEEE-ICCD International Conference on Computer Design" Cambridge MA, pp , Oct [9] L. Montalvo and A. Guyot, "A hybrid radix-4 divider with operands scaling," To appear in Proc. of ESSCIRC'94, Ulm - Germany, Sept [10] H. R. Srinivas and K. K. Parhi, "A fast radix-4 division algorithm" in Proc. IEEE International Conference on Circuits and Systems, London - Great Britain, May 30 - June [11] A. Guyot et. al., "Comparison of the layout synthesis of radix-2 and pseudo-radix-4 dividers" To appear in Proc. International Conference on VLSI Design, New Delhi, India, January 4-7, [12] IEEE 1987, "ANSI/IEEE Std , IEEE standard for binary floating point arithmetic," IEEE, [13] A. Avizienis, "Signed-digit number representations for fast parallel arithmetic," IRE Trans. Electron. Comp., vol. EC-10, pp , Sept [14] E. V. Krishnamurthy, "On range-transformation techniques for division," IEEE Trans. Comp. (Short Notes), vol. C-19, no. 2, pp , Feb [15] T. M. Carter and J. E. Robertson, "Radix-16 signeddigit division," IEEE Trans. Comp., vol. 39, no. 12, pp , Dec [16] D. Ferrari, "A division method using a parallel multiplier," IEEE Trans. on Comp., vol. EC-16, pp , April [17] C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. on Comp., vol. EC13, pp , February 1964.
Design and FPGA Implementation of Radix-10 Algorithm for Division with Limited Precision Primitives
Design and FPGA Implementation of Radix-10 Algorithm for Division with Limited Precision Primitives Miloš D. Ercegovac Computer Science Department Univ. of California at Los Angeles California Robert McIlhenny
More informationCost/Performance Tradeoff of n-select Square Root Implementations
Australian Computer Science Communications, Vol.22, No.4, 2, pp.9 6, IEEE Comp. Society Press Cost/Performance Tradeoff of n-select Square Root Implementations Wanming Chu and Yamin Li Computer Architecture
More informationOn-Line Hardware Implementation for Complex Exponential and Logarithm
On-Line Hardware Implementation for Complex Exponential and Logarithm Ali SKAF, Jean-Michel MULLER * and Alain GUYOT Laboratoire TIMA / INPG - 46, Av. Félix Viallet, 3831 Grenoble Cedex * Laboratoire LIP
More informationThe equivalence of twos-complement addition and the conversion of redundant-binary to twos-complement numbers
The equivalence of twos-complement addition and the conversion of redundant-binary to twos-complement numbers Gerard MBlair The Department of Electrical Engineering The University of Edinburgh The King
More informationLecture 11. Advanced Dividers
Lecture 11 Advanced Dividers Required Reading Behrooz Parhami, Computer Arithmetic: Algorithms and Hardware Design Chapter 15 Variation in Dividers 15.3, Combinational and Array Dividers Chapter 16, Division
More informationA High-Speed Realization of Chinese Remainder Theorem
Proceedings of the 2007 WSEAS Int. Conference on Circuits, Systems, Signal and Telecommunications, Gold Coast, Australia, January 17-19, 2007 97 A High-Speed Realization of Chinese Remainder Theorem Shuangching
More informationRN-coding of numbers: definition and some properties
Laboratoire de l Informatique du Parallélisme École Normale Supérieure de Lyon Unité Mixte de Recherche CNRS-INRIA-ENS LYON-UCBL n o 5668 RN-coding of numbers: definition and some properties Peter Kornerup,
More informationGraduate Institute of Electronics Engineering, NTU Basic Division Scheme
Basic Division Scheme 台灣大學電子所吳安宇博士 2002 ACCESS IC LAB Outline Shift/subtract division algorithm. Programmed division. Restoring hardware dividers. Nonstoring and signed division. Radix-2 SRT divisioin.
More informationResidue Number Systems Ivor Page 1
Residue Number Systems 1 Residue Number Systems Ivor Page 1 7.1 Arithmetic in a modulus system The great speed of arithmetic in Residue Number Systems (RNS) comes from a simple theorem from number theory:
More informationChapter 5: Solutions to Exercises
1 DIGITAL ARITHMETIC Miloš D. Ercegovac and Tomás Lang Morgan Kaufmann Publishers, an imprint of Elsevier Science, c 2004 Updated: September 9, 2003 Chapter 5: Solutions to Selected Exercises With contributions
More informationALU (3) - Division Algorithms
HUMBOLDT-UNIVERSITÄT ZU BERLIN INSTITUT FÜR INFORMATIK Lecture 12 ALU (3) - Division Algorithms Sommersemester 2002 Leitung: Prof. Dr. Miroslaw Malek www.informatik.hu-berlin.de/rok/ca CA - XII - ALU(3)
More informationCHAPTER 2 NUMBER SYSTEMS
CHAPTER 2 NUMBER SYSTEMS The Decimal Number System : We begin our study of the number systems with the familiar decimal number system. The decimal system contains ten unique symbol 0, 1, 2, 3, 4, 5, 6,
More informationA Hardware-Oriented Method for Evaluating Complex Polynomials
A Hardware-Oriented Method for Evaluating Complex Polynomials Miloš D Ercegovac Computer Science Department University of California at Los Angeles Los Angeles, CA 90095, USA milos@csuclaedu Jean-Michel
More informationA group of figures, representing a number, is called a numeral. Numbers are divided into the following types.
1. Number System Quantitative Aptitude deals mainly with the different topics in Arithmetic, which is the science which deals with the relations of numbers to one another. It includes all the methods that
More informationComplex Logarithmic Number System Arithmetic Using High-Radix Redundant CORDIC Algorithms
Complex Logarithmic Number System Arithmetic Using High-Radix Redundant CORDIC Algorithms David Lewis Department of Electrical and Computer Engineering, University of Toronto Toronto, Ontario, Canada M5S
More informationChapter 1: Solutions to Exercises
1 DIGITAL ARITHMETIC Miloš D. Ercegovac and Tomás Lang Morgan Kaufmann Publishers, an imprint of Elsevier, c 2004 Exercise 1.1 (a) 1. 9 bits since 2 8 297 2 9 2. 3 radix-8 digits since 8 2 297 8 3 3. 3
More information14:332:231 DIGITAL LOGIC DESIGN. 2 s-complement Representation
4:332:23 DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall 203 Lecture #3: Addition, Subtraction, Multiplication, and Division 2 s-complement Representation RECALL
More informationECE380 Digital Logic. Positional representation
ECE380 Digital Logic Number Representation and Arithmetic Circuits: Number Representation and Unsigned Addition Dr. D. J. Jackson Lecture 16-1 Positional representation First consider integers Begin with
More informationProposal to Improve Data Format Conversions for a Hybrid Number System Processor
Proceedings of the 11th WSEAS International Conference on COMPUTERS, Agios Nikolaos, Crete Island, Greece, July 6-8, 007 653 Proposal to Improve Data Format Conversions for a Hybrid Number System Processor
More information9. Datapath Design. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017
9. Datapath Design Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 2, 2017 ECE Department, University of Texas at Austin
More informationProposal to Improve Data Format Conversions for a Hybrid Number System Processor
Proposal to Improve Data Format Conversions for a Hybrid Number System Processor LUCIAN JURCA, DANIEL-IOAN CURIAC, AUREL GONTEAN, FLORIN ALEXA Department of Applied Electronics, Department of Automation
More informationEDULABZ INTERNATIONAL NUMBER SYSTEM
NUMBER SYSTEM 1. Find the product of the place value of 8 and the face value of 7 in the number 7801. Ans. Place value of 8 in 7801 = 800, Face value of 7 in 7801 = 7 Required product = 800 7 = 00. How
More informationA HIGH-SPEED PROCESSOR FOR RECTANGULAR-TO-POLAR CONVERSION WITH APPLICATIONS IN DIGITAL COMMUNICATIONS *
Copyright IEEE 999: Published in the Proceedings of Globecom 999, Rio de Janeiro, Dec 5-9, 999 A HIGH-SPEED PROCESSOR FOR RECTAGULAR-TO-POLAR COVERSIO WITH APPLICATIOS I DIGITAL COMMUICATIOS * Dengwei
More informationRemainders. We learned how to multiply and divide in elementary
Remainders We learned how to multiply and divide in elementary school. As adults we perform division mostly by pressing the key on a calculator. This key supplies the quotient. In numerical analysis and
More informationBinary Multipliers. Reading: Study Chapter 3. The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding
Binary Multipliers The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding 2 3 4 5 6 7 8 9 2 3 4 5 6 7 8 9 2 2 4 6 8 2 4 6 8 3 3 6 9 2 5 8 2 24 27 4 4 8 2 6
More informationHardware Design I Chap. 4 Representative combinational logic
Hardware Design I Chap. 4 Representative combinational logic E-mail: shimada@is.naist.jp Already optimized circuits There are many optimized circuits which are well used You can reduce your design workload
More informationMathematical preliminaries and error analysis
Mathematical preliminaries and error analysis Tsung-Ming Huang Department of Mathematics National Taiwan Normal University, Taiwan September 12, 2015 Outline 1 Round-off errors and computer arithmetic
More informationInternational Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational
More informationQ 1 Find the square root of 729. 6. Squares and Square Roots Q 2 Fill in the blank using the given pattern. 7 2 = 49 67 2 = 4489 667 2 = 444889 6667 2 = Q 3 Without adding find the sum of 1 + 3 + 5 + 7
More informationAn Algorithm for Inversion in GF(2 m ) Suitable for Implementation Using a Polynomial Multiply Instruction on GF(2)
An Algorithm for Inversion in GF2 m Suitable for Implementation Using a Polynomial Multiply Instruction on GF2 Katsuki Kobayashi, Naofumi Takagi, and Kazuyoshi Takagi Department of Information Engineering,
More informationCarry Look Ahead Adders
Carry Look Ahead Adders Lesson Objectives: The objectives of this lesson are to learn about: 1. Carry Look Ahead Adder circuit. 2. Binary Parallel Adder/Subtractor circuit. 3. BCD adder circuit. 4. Binary
More informationAlgebra for error control codes
Algebra for error control codes EE 387, Notes 5, Handout #7 EE 387 concentrates on block codes that are linear: Codewords components are linear combinations of message symbols. g 11 g 12 g 1n g 21 g 22
More informationWhat s the Deal? MULTIPLICATION. Time to multiply
What s the Deal? MULTIPLICATION Time to multiply Multiplying two numbers requires a multiply Luckily, in binary that s just an AND gate! 0*0=0, 0*1=0, 1*0=0, 1*1=1 Generate a bunch of partial products
More informationA VLSI Algorithm for Modular Multiplication/Division
A VLSI Algorithm for Modular Multiplication/Division Marcelo E. Kaihara and Naofumi Takagi Department of Information Engineering Nagoya University Nagoya, 464-8603, Japan mkaihara@takagi.nuie.nagoya-u.ac.jp
More informationMATH Dr. Halimah Alshehri Dr. Halimah Alshehri
MATH 1101 haalshehri@ksu.edu.sa 1 Introduction To Number Systems First Section: Binary System Second Section: Octal Number System Third Section: Hexadecimal System 2 Binary System 3 Binary System The binary
More informationNumber Bases. Ioan Despi. University of New England. August 4, 2013
Number Bases Ioan Despi despi@turing.une.edu.au University of New England August 4, 2013 Outline Ioan Despi AMTH140 2 of 21 1 Frequently Used Number Systems 2 Conversion to Numbers of Different Bases 3
More informationNumbers and Arithmetic
Numbers and Arithmetic See: P&H Chapter 2.4 2.6, 3.2, C.5 C.6 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register file alu
More informationDIVISION BY DIGIT RECURRENCE
DIVISION BY DIGIT RECURRENCE 1 SEVERAL DIVISION METHODS: DIGIT-RECURRENCE METHOD studied in this chapter MULTIPLICATIVE METHOD (Chapter 7) VARIOUS APPROXIMATION METHODS (power series expansion), SPECIAL
More informationConversions between Decimal and Binary
Conversions between Decimal and Binary Binary to Decimal Technique - use the definition of a number in a positional number system with base 2 - evaluate the definition formula ( the formula ) using decimal
More informationSUFFIX PROPERTY OF INVERSE MOD
IEEE TRANSACTIONS ON COMPUTERS, 2018 1 Algorithms for Inversion mod p k Çetin Kaya Koç, Fellow, IEEE, Abstract This paper describes and analyzes all existing algorithms for computing x = a 1 (mod p k )
More informationComputer Architecture 10. Residue Number Systems
Computer Architecture 10 Residue Number Systems Ma d e wi t h Op e n Of f i c e. o r g 1 A Puzzle What number has the reminders 2, 3 and 2 when divided by the numbers 7, 5 and 3? x mod 7 = 2 x mod 5 =
More informationAccelerated Shift-and-Add algorithms
c,, 1 12 () Kluwer Academic Publishers, Boston. Manufactured in The Netherlands. Accelerated Shift-and-Add algorithms N. REVOL AND J.-C. YAKOUBSOHN nathalie.revol@univ-lille1.fr, yak@cict.fr Lab. ANO,
More informationHakim Weatherspoon CS 3410 Computer Science Cornell University
Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer. memory inst 32 register
More informationAn Effective New CRT Based Reverse Converter for a Novel Moduli Set { 2 2n+1 1, 2 2n+1, 2 2n 1 }
An Effective New CRT Based Reverse Converter for a Novel Moduli Set +1 1, +1, 1 } Edem Kwedzo Bankas, Kazeem Alagbe Gbolagade Department of Computer Science, Faculty of Mathematical Sciences, University
More informationComplement Arithmetic
Complement Arithmetic Objectives In this lesson, you will learn: How additions and subtractions are performed using the complement representation, What is the Overflow condition, and How to perform arithmetic
More informationCOMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 3 - ARITMETHIC-LOGIC UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ
OMUTERS ORGANIZATION 2ND YEAR OMUTE SIENE MANAGEMENT ENGINEERING UNIT 3 - ARITMETHI-LOGI UNIT JOSÉ GARÍA RODRÍGUEZ JOSÉ ANTONIO SERRA ÉREZ Tema 3. La Unidad entral de roceso. A.L.U. Arithmetic Logic Unit
More informationTHE POWERS OF THREE. J. M. WILLIAMS, JR. San Francisco, California
THE POWERS OF THREE J. M. WILLIAMS, JR. San Francisco, California Any number may be expressed in powers of three by addition or subtraction of the numbers those powers represent. 13 = 3 2 + 3 1 + 3 14
More informationAnswers (1) A) 36 = - - = Now, we can divide the numbers as shown below. For example : 4 = 2, 2 4 = -2, -2-4 = -2, 2-4 = 2.
Answers (1) A) 36 We can divide the two numbers by using the following steps : 1. Firstly, we will divide the mathematical signs of the numbers. We place a negative sign before the negative numbers and
More informationENGIN 112 Intro to Electrical and Computer Engineering
ENGIN 112 Intro to Electrical and Computer Engineering Lecture 3 More Number Systems Overview Hexadecimal numbers Related to binary and octal numbers Conversion between hexadecimal, octal and binary Value
More informationLogic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits
Logic and Computer Design Fundamentals Chapter 5 Arithmetic Functions and Circuits Arithmetic functions Operate on binary vectors Use the same subfunction in each bit position Can design functional block
More informationRadix-4 Vectoring CORDIC Algorithm and Architectures. July 1998 Technical Report No: UMA-DAC-98/20
Radix-4 Vectoring CORDIC Algorithm and Architectures J. Villalba E. Antelo J.D. Bruguera E.L. Zapata July 1998 Technical Report No: UMA-DAC-98/20 Published in: J. of VLSI Signal Processing Systems for
More informationTree and Array Multipliers Ivor Page 1
Tree and Array Multipliers 1 Tree and Array Multipliers Ivor Page 1 11.1 Tree Multipliers In Figure 1 seven input operands are combined by a tree of CSAs. The final level of the tree is a carry-completion
More informationSection 3-4: Least Common Multiple and Greatest Common Factor
Section -: Fraction Terminology Identify the following as proper fractions, improper fractions, or mixed numbers:, proper fraction;,, improper fractions;, mixed number. Write the following in decimal notation:,,.
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Instructor: Mohsen Imani UC San Diego Slides from: Prof.Tajana Simunic Rosing
More informationA Suggestion for a Fast Residue Multiplier for a Family of Moduli of the Form (2 n (2 p ± 1))
The Computer Journal, 47(1), The British Computer Society; all rights reserved A Suggestion for a Fast Residue Multiplier for a Family of Moduli of the Form ( n ( p ± 1)) Ahmad A. Hiasat Electronics Engineering
More informationDIVIDER IMPLEMENTATION
c n = cn-= DAIL LLAOCCA CLab@OU DIVID IPLTATIO The division of two unsigned integer numbers A (where A is the dividend and the divisor), results in a quotient and a residue. These quantities are related
More informationEECS150. Arithmetic Circuits
EE5 ection 8 Arithmetic ircuits Fall 2 Arithmetic ircuits Excellent Examples of ombinational Logic Design Time vs. pace Trade-offs Doing things fast may require more logic and thus more space Example:
More informationAnalysis and Synthesis of Weighted-Sum Functions
Analysis and Synthesis of Weighted-Sum Functions Tsutomu Sasao Department of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 820-8502, Japan April 28, 2005 Abstract A weighted-sum
More informationALGEBRAIC EXPRESSIONS AND POLYNOMIALS
MODULE - ic Epressions and Polynomials ALGEBRAIC EXPRESSIONS AND POLYNOMIALS So far, you had been using arithmetical numbers, which included natural numbers, whole numbers, fractional numbers, etc. and
More informationImplementation of Carry Look-Ahead in Domino Logic
Implementation of Carry Look-Ahead in Domino Logic G. Vijayakumar 1 M. Poorani Swasthika 2 S. Valarmathi 3 And A. Vidhyasekar 4 1, 2, 3 Master of Engineering (VLSI design) & 4 Asst.Prof/ Dept.of ECE Akshaya
More informationNumbering Systems. Contents: Binary & Decimal. Converting From: B D, D B. Arithmetic operation on Binary.
Numbering Systems Contents: Binary & Decimal. Converting From: B D, D B. Arithmetic operation on Binary. Addition & Subtraction using Octal & Hexadecimal 2 s Complement, Subtraction Using 2 s Complement.
More informationChapter 4 Number Representations
Chapter 4 Number Representations SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 9, 2016 Table of Contents 1 Fundamentals 2 Signed Numbers 3 Fixed-Point
More informationGENERALIZED ARYABHATA REMAINDER THEOREM
International Journal of Innovative Computing, Information and Control ICIC International c 2010 ISSN 1349-4198 Volume 6, Number 4, April 2010 pp. 1865 1871 GENERALIZED ARYABHATA REMAINDER THEOREM Chin-Chen
More informationLong and Synthetic Division of Polynomials
Long and Synthetic Division of Polynomials Long and synthetic division are two ways to divide one polynomial (the dividend) by another polynomial (the divisor). These methods are useful when both polynomials
More informationTransformation Techniques for Real Time High Speed Implementation of Nonlinear Algorithms
International Journal of Electronics and Communication Engineering. ISSN 0974-66 Volume 4, Number (0), pp.83-94 International Research Publication House http://www.irphouse.com Transformation Techniques
More informationNumeration and Computer Arithmetic Some Examples
Numeration and Computer Arithmetic 1/31 Numeration and Computer Arithmetic Some Examples JC Bajard LIRMM, CNRS UM2 161 rue Ada, 34392 Montpellier cedex 5, France April 27 Numeration and Computer Arithmetic
More informationJim Lambers MAT 610 Summer Session Lecture 2 Notes
Jim Lambers MAT 610 Summer Session 2009-10 Lecture 2 Notes These notes correspond to Sections 2.2-2.4 in the text. Vector Norms Given vectors x and y of length one, which are simply scalars x and y, the
More informationFPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC
FPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC Shwetha. S Patil 1, Mahesh Patil 2, Venkateshappa 3 Assistant Professor 1,PG Student 2, Professor 3 1,2,3 Dept. of ECE, 1 MVJ
More informationNumbers and Arithmetic
Numbers and Arithmetic See: P&H Chapter 2.4 2.6, 3.2, C.5 C.6 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register file alu
More informationCORDIC, Divider, Square Root
4// EE6B: VLSI Signal Processing CORDIC, Divider, Square Root Prof. Dejan Marković ee6b@gmail.com Iterative algorithms CORDIC Division Square root Lecture Overview Topics covered include Algorithms and
More informationDesign and Comparison of Wallace Multiplier Based on Symmetric Stacking and High speed counters
International Journal of Engineering Research and Advanced Technology (IJERAT) DOI:http://dx.doi.org/10.31695/IJERAT.2018.3271 E-ISSN : 2454-6135 Volume.4, Issue 6 June -2018 Design and Comparison of Wallace
More informationA number that can be written as, where p and q are integers and q Number.
RATIONAL NUMBERS 1.1 Definition of Rational Numbers: What are rational numbers? A number that can be written as, where p and q are integers and q Number. 0, is known as Rational Example:, 12, -18 etc.
More informationPower Consumption Analysis. Arithmetic Level Countermeasures for ECC Coprocessor. Arithmetic Operators for Cryptography.
Power Consumption Analysis General principle: measure the current I in the circuit Arithmetic Level Countermeasures for ECC Coprocessor Arnaud Tisserand, Thomas Chabrier, Danuta Pamula I V DD circuit traces
More informationHow fast can we add (or subtract) two numbers n and m?
Addition and Subtraction How fast do we add (or subtract) two numbers n and m? How fast can we add (or subtract) two numbers n and m? Definition. Let A(d) denote the maximal number of steps required to
More informationAssociative property
Addition Associative property Closure property Commutative property Composite number Natural numbers (counting numbers) Distributive property for multiplication over addition Divisibility Divisor Factor
More informationClass 7 Integers. Answer the questions. Choose correct answer(s) from the given choices. Fill in the blanks
ID : in-7-integers [1] Class 7 Integers For more such worksheets visit www.edugain.com Answer the questions (1) An integer is divided by 4 and gives a remainder of 3. The resulting quotient is divided
More informationChapter 6: Solutions to Exercises
1 DIGITAL ARITHMETIC Miloš D. Ercegovac and Tomás Lang Morgan Kaufmann Publishers, an imprint of Elsevier Science, c 00 Updated: September 3, 003 With contributions by Elisardo Antelo and Fabrizio Lamberti
More informationDESIGN OF LOW POWER-DELAY PRODUCT CARRY LOOK AHEAD ADDER USING MANCHESTER CARRY CHAIN
International Conference on Systems, Science, Control, Communication, Engineering and Technology 64 International Conference on Systems, Science, Control, Communication, Engineering and Technology 2015
More informationA 32-bit Decimal Floating-Point Logarithmic Converter
A 3-bit Decimal Floating-Point Logarithmic Converter Dongdong Chen 1, Yu Zhang 1, Younhee Choi 1, Moon Ho Lee, Seok-Bum Ko 1, Department of Electrical and Computer Engineering, University of Saskatchewan
More informationCOMPUTER ARITHMETIC. 13/05/2010 cryptography - math background pp. 1 / 162
COMPUTER ARITHMETIC 13/05/2010 cryptography - math background pp. 1 / 162 RECALL OF COMPUTER ARITHMETIC computers implement some types of arithmetic for instance, addition, subtratction, multiplication
More informationVLSI Arithmetic. Lecture 9: Carry-Save and Multi-Operand Addition. Prof. Vojin G. Oklobdzija University of California
VLSI Arithmetic Lecture 9: Carry-Save and Multi-Operand Addition Prof. Vojin G. Oklobdzija University of California http://www.ece.ucdavis.edu/acsel Carry-Save Addition* *from Parhami 2 June 18, 2003 Carry-Save
More informationDivider Implementation
c n = cn-= LCTRICAL AD COTR GIRIG DPARTT, OAKLAD UIVRSITY RCRLA@OU ALGORITH Divider Implementation The division of two unsigned integer numbers A (where A is the dividend and the divisor), results in a
More informationLow Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT)
RESEARCH ARTICLE OPEN ACCESS Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT) T.Jyothsna 1 M.Tech, M.Pradeep 2 M.Tech 1 E.C.E department, shri Vishnu
More informationChapter 1 A Survey of Divisibility 14
Chapter 1 A Survey of Divisibility 14 SECTION C Euclidean Algorithm By the end of this section you will be able to use properties of the greatest common divisor (gcd) obtain the gcd using the Euclidean
More informationL1 2.1 Long Division of Polynomials and The Remainder Theorem Lesson MHF4U Jensen
L1 2.1 Long Division of Polynomials and The Remainder Theorem Lesson MHF4U Jensen In this section you will apply the method of long division to divide a polynomial by a binomial. You will also learn to
More informationLecture 2: Number Representations (2)
Lecture 2: Number Representations (2) ECE 645 Computer Arithmetic 1/29/08 ECE 645 Computer Arithmetic Lecture Roadmap Number systems (cont'd) Floating point number system representations Residue number
More informationCSE140: Components and Design Techniques for Digital Systems. Decoders, adders, comparators, multipliers and other ALU elements. Tajana Simunic Rosing
CSE4: Components and Design Techniques for Digital Systems Decoders, adders, comparators, multipliers and other ALU elements Tajana Simunic Rosing Mux, Demux Encoder, Decoder 2 Transmission Gate: Mux/Tristate
More informationChapter 1: Preliminaries and Error Analysis
Chapter 1: Error Analysis Peter W. White white@tarleton.edu Department of Tarleton State University Summer 2015 / Numerical Analysis Overview We All Remember Calculus Derivatives: limit definition, sum
More informationA Low-Error Statistical Fixed-Width Multiplier and Its Applications
A Low-Error Statistical Fixed-Width Multiplier and Its Applications Yuan-Ho Chen 1, Chih-Wen Lu 1, Hsin-Chen Chiang, Tsin-Yuan Chang, and Chin Hsia 3 1 Department of Engineering and System Science, National
More informationEECS150 - Digital Design Lecture 24 - Arithmetic Blocks, Part 2 + Shifters
EECS150 - Digital Design Lecture 24 - Arithmetic Blocks, Part 2 + Shifters April 15, 2010 John Wawrzynek 1 Multiplication a 3 a 2 a 1 a 0 Multiplicand b 3 b 2 b 1 b 0 Multiplier X a 3 b 0 a 2 b 0 a 1 b
More informationVolume 3, No. 1, January 2012 Journal of Global Research in Computer Science RESEARCH PAPER Available Online at
Volume 3, No 1, January 2012 Journal of Global Research in Computer Science RESEARCH PAPER Available Online at wwwjgrcsinfo A NOVEL HIGH DYNAMIC RANGE 5-MODULUS SET WHIT EFFICIENT REVERSE CONVERTER AND
More informationMenu. Review of Number Systems EEL3701 EEL3701. Math. Review of number systems >Binary math >Signed number systems
Menu Review of number systems >Binary math >Signed number systems Look into my... 1 Our decimal (base 10 or radix 10) number system is positional. Ex: 9437 10 = 9x10 3 + 4x10 2 + 3x10 1 + 7x10 0 We have
More informationISSN (PRINT): , (ONLINE): , VOLUME-4, ISSUE-10,
A NOVEL DOMINO LOGIC DESIGN FOR EMBEDDED APPLICATION Dr.K.Sujatha Associate Professor, Department of Computer science and Engineering, Sri Krishna College of Engineering and Technology, Coimbatore, Tamilnadu,
More informationReduced-Error Constant Correction Truncated Multiplier
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.*, No.*, 1 8 Reduced-Error Constant Correction Truncated
More informationN= {1,2,3,4,5,6,7,8,9,10,11,...}
1.1: Integers and Order of Operations 1. Define the integers 2. Graph integers on a number line. 3. Using inequality symbols < and > 4. Find the absolute value of an integer 5. Perform operations with
More informationARITHMETIC COMBINATIONAL MODULES AND NETWORKS
ARITHMETIC COMBINATIONAL MODULES AND NETWORKS 1 SPECIFICATION OF ADDER MODULES FOR POSITIVE INTEGERS HALF-ADDER AND FULL-ADDER MODULES CARRY-RIPPLE AND CARRY-LOOKAHEAD ADDER MODULES NETWORKS OF ADDER MODULES
More informationNUMBERS AND CODES CHAPTER Numbers
CHAPTER 2 NUMBERS AND CODES 2.1 Numbers When a number such as 101 is given, it is impossible to determine its numerical value. Some may say it is five. Others may say it is one hundred and one. Could it
More informationEE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations.
EE 260: Introduction to Digital Design Number Systems Yao Zheng Department of Electrical Engineering University of Hawaiʻi at Mānoa Overview n Digital Computers n Number Systems n Representations n Conversions
More informationChapter 2 Basic Arithmetic Circuits
Chapter 2 Basic Arithmetic Circuits This chapter is devoted to the description of simple circuits for the implementation of some of the arithmetic operations presented in Chap. 1. Specifically, the design
More informationDesign of Arithmetic Logic Unit (ALU) using Modified QCA Adder
Design of Arithmetic Logic Unit (ALU) using Modified QCA Adder M.S.Navya Deepthi M.Tech (VLSI), Department of ECE, BVC College of Engineering, Rajahmundry. Abstract: Quantum cellular automata (QCA) is
More information