Basics of Linear Temporal Proper2es
|
|
- Scott Fowler
- 5 years ago
- Views:
Transcription
1 Basics of Linear Temporal Proper2es Robert B. France State vs ac2on view Ac2on view abstracts out states; focus only on ac2on labels State view: focus only on states and the proposi2ons that are true in states Introduction 1
2 Defini2ons Post(s) consists of all the target states associated with s via transi2ons from s The state graph of a TS = (S, Act, - >, I, AP, L), G(TS) is the digraph (V, E) with ver2ces V = S and edges E = {(s,s ) S x S s Post(s)} G(TS) is obtained by omitng all atomic proposi2ons in states, and all ac2on labels. Ini2al states are not dis2nguished in a state graph Mul2ple transi2ons between two states are represented by one edge in a state graph Post*(s): the set of states that are reachable from s in a state graph If C is a set of states then Post*(C) = U s C Post*(s) Path fragments A path fragment is a path s0, s1, s2, where s1 in Post(s0), s2 in Post(s1) etc. Can be finite or infinite A maximal path fragment is a path that cannot be prolonged, i.e., it is either infinite or ends in a state, sfinal, in which Post(sfinal) is empty (terminal state) A path is ini2al if its first state is an ini2al state A path of a transi2on system is an ini2al, maximal path fragment Path(s) is the set of maximal path fragments in which the first element is s Introduction 2
3 Execu2ons of a TS TS Execu2ons formalize the no2on of behavior in a modeled system A finite execu4on fragment of a TS is a sequence of state transi2ons. For example, s0- act1- >s1, s1- act2- >s3, is wri`en as an alterna2ng sequence of states and ac2ons that ends in a state, s0,act1,s1,act2,s3 An infinite execu4on fragment is an infinite sequence of transi2ons A maximal execu4on fragment is either a finite execu2on fragment that ends in a final state, or an infinite execu2on fragment. An execu2on fragment is called ini2al if it starts in an ini2al state. An execu2on of a transi2on system is an ini2al maximal execu2on fragment Traces States are observed through their associated atomic proposi2ons The execu2on s0,act0,s1,act1,s2,act2,s3, can be represented as a trace, L(s0),L(s1),L (s2),l(s3), in a state view of a transi2on system A trace is thus a word over the power set of AP in a transi2on system 2 AP Introduction 3
4 Traces and paths Defini4on 3.8. Trace and Trace Fragment Let TS = (S, Act,, I,AP, L) be a transi6on system without terminal states. The trace of the infinite path fragment π = s0 s1... is defined as trace(π) = L(s0)L(s1).... The trace of the finite path fragment π = s0 s1... sn is defined as trace(π) = L(s0)L(s1)...L (sn). Trace operators trace(π) is the set of traces obtained from the paths in the set of paths, Π trace(π) = { trace(π) π Π} Traces(s) is the set of traces of s Traces(s) = traces(paths(s)) Traces(TS) is the set of all traces for all ini2al states of TS Traces(TS) = U s in I Traces(s) Introduction 4
5 LT property A linear temporal property over a set of atomic proposi2ons, AP is a subset of the set of all infinite words formed using only elements in AP (denoted (2 AP ) ω ) Defini4on Sa4sfac4on Rela4on for LT Proper4es Let P be an LT property over AP and TS = (S, Act,, I,AP, L) a transi6on system without terminal states. TS = (S, Act,, I,AP, L) sa6sfies P, denoted TS = P, iff Traces(TS) P. State s S sa6sfies P, nota6on s = P, whenever Traces(s) P. Two traffic lights: Traffic Light example AP = { red1, green1, red2, green2} LT1: The first traffic light is infinitely oden green A0 A1 A2... over 2 AP, such that green1 Ai holds for infinitely many i. LT2: The traffic lights are never both green simultaneously A0 A1 A2... such that either not(green1 Ai ) or not(green2 Ai), for all i 0. Introduction 5
6 Starva2on Freedom Example A process that wants to enter its cri2cal sec2on will eventually do so (AP = { wait1, crit1, wait2, crit2 }) Pfinwait = set of infinite words A0 A1 A2... such thatj.waiti Aj k j.criti Ak for each i {1, 2 } A process that waits oden enters its cri2cal sec2on oden P nostarve = set of infinite words A0 A1 A2... such that: (k 0. j k. wai6 Aj ) (k 0. j k. cri6 Aj) for each i {1, 2 } In abbreviated form we write: j. wai6 Aj j. cri6 Aj for each i {1, 2 }, where stands for there are infinitely many. Trace inclusion and equivalence Trace inclusion: TS is a correct implementa2on of TS if Traces(TS) is a subset of Traces(TS ). Equivalent statement: For any LT property P: TS = P implies TS = P. Transi2on systems TS and TS are trace- equivalent with respect to the set of proposi6ons AP if Traces AP (TS) = Traces AP (TS) Traces(TS) = Traces(TS ) iff TS and TS sa6sfy the same LT proper6es Introduction 6
7 Equivalent TS example For AP = {pay, soda, beer} the two TSs are trace equivalent There does not exist an LT property that dis2nguishes between the two vending machine models Safety proper2es A safety property is a behavior in which nothing bad happens e.g., Always at most one process is in its cri2cal sec2on (the bad thing two or more processes in cri2cal sec2on) An invariant is a special type of safety property. An invariant property is true in all states that are reachable from an ini2al state e.g., only one process can be in its cri2cal state in any state, i.e., Φ = not crit1 not crit2 is true in every state Introduction 7
8 Invariants An LT property Pinv over AP is an invariant if there is a proposi6onal logic formula Φ over AP such that P inv = {A0A1A2... (2 AP ) ω j 0. Aj = Φ} TS = P inv iff trace(π) P inv for all paths π in TS iff L(s) = Φ for all states s that belong to a path of TS iff L(s) = Φ for all states s Reach(TS) Checking invariants Naïve checking: adapt BFS of DFS algorithm of state graph of TS If a state is found in which the invariant does not hold then algorithm returns false, else it returns true See page 109 for algorithm 3 Algorithm can be adapted to provide a counterexample. See page 110 for algorithm 4 Introduction 8
9 Other safety proper2es A safety property that is not an invariant: money in a ATM is dispensed only ader a valid PIN is provided Note that this is not a state property It is a safety property since any finite prefix in which money is withdrawn without previous entry of a valid PIN is bad behavior Formal defini2on of a safety property An LT property P safe over AP is called a safety property if for all words σ (2 AP ) ω \P safe there exists a finite prefix σ^ of σ such that P safe {σ (2 AP ) ω σ^ is a finite prefix of σ} = σ^ is called a bad prefix for P safe A bad prefix is minimal if there is no smaller prefix that is bad BadPref(P safe ) denotes set of all bad prefixes for P safe Introduction 9
10 Traffic Light examples It is always the case that at least one light is on { σ = A 0 A 1... A j AP A j not = } Bad prefixes are finite words that contain A red light must be preceded immediately by a yellow light σ = A0 A1... with Ai { red, yellow } such that for all i 0 we have that red Ai implies i > 0 and yellow Ai 1 Minimal bad prefixes: { red } and { red } Sa2sfying safety proper2es TS = P safe if and only if Traces fin (TS) BadPref (P safe ) = Alterna6ve: P safe is a safety property iff closure (P safe ) = P safe i.e., P safe contains all the infinite traces whose finite prefixes are also prefixes of P safe closure(p) = {σ (2 AP ) ω pref(σ) pref(p)} where pref(σ) is the set of finite prefixes of the word σ Introduction 10
11 Trace inclusion and safety proper2es Let TS and TS be transi6on systems without terminal states and with the same set of proposi6ons AP. Then the following statements are equivalent: Tracesfin (TS) Tracesfin (TS ) For any safety property Psafe : TS = Psafe implies TS = Psafe Note that even if Traces(TS) is not a subset of Traces(TS), but the finite traces are (a weaker condi6on), then safety proper6es of TS also holds for TS Finite vs. infinite systems TS TS Traces(TS) is not a subset of Traces (TS) but Traces fin (TS) is a subset of Traces fin (TS ) Property: eventually b holds Introduction 11
12 Liveness proper2es A system that does nothing sa2sfies its safety proper2es; need to have proper2es that require system to make progress Liveness property: something good will eventually happen Liveness proper2es are condi2ons on infinite behaviors (Alpern, Schneider) Any finite prefix can be extended to sa2sfy a liveness property How does this differ from safety proper2es? What are some examples of liveness proper2es? Liveness defini2on A property P over AP is a liveness property when pref(p) = (2 AP ) * Each finite word can be extended to an infinite word that sa2sfies P Stated differently, P is a liveness property iff for all finite words w (2 AP ) there exists an infinite word σ (2 AP ) ω sa2sfying wσ P Introduction 12
13 Examples Each process will eventually enter its cri2cal sec2on (j 0. crit 1 A j ) (j 0. crit 2 A j ) Each process will enter its cri2cal sec2on infinitely oden (k 0. j k. crit 1 A j ) (k 0. j k. crit 2 A j ) Each wai2ng process will eventually enter its cri2cal sec2on j 0. (wait 1 A j (k > j. crit 1 A k )) j 0. (wait 2 A j (k > j. crit 2 A k )) Safety and liveness proper2es Are safety and liveness proper2es disjoint? Yes (if you exclude the set of all traces) Are all linear proper2es either a safety or liveness property? No Theorem Decomposi5on Theorem For any LT property P over AP there exists a safety property P safe and a liveness property P live (both over AP) such that P = P safe P live. Introduction 13
14 Example P = The vending machine provides soda infinitely oden ader ini2ally providing beer three 2mes in a row. What is the safety property? What is the liveness property? Fairness To prove a liveness property you some2mes have to remove behaviors in which a process hogs resources (i.e., behaviors in which a process prevents another process from accessing a resouce infinitely oden) Process fairness: Each process can execute enabled transi2ons infinitely oden Example: to prove starva2on freedom (i.e., a process can enter its cri2cal sec2on infinitely oden) we need to exclude the paths in which in which one process prevents the other process from entering its cri2cal sec2on infinitely oden Requires fair scheduling of processes Introduction 14
15 Simple semaphore A process does not have to wait infinitely long before entering its cri2cal sec2on while it is in its wait state Each of the processes executes its cri2cal sec2on infinitely oden Peterson s algorithm A process does not have to wait infinitely long before entering its cri2cal sec2on while it is in its wait state Each of the processes executes its cri2cal sec2on infinitely oden Introduction 15
16 Fairness constraints Fairness constraints are used to rule out unrealis2c behaviors from a transi2on system seman2cs of a concurrent system Refine model to resolve non- determinis2c behaviors Different types of fairness constraints Uncondi2onal fairness (impar2ality): e.g., a process can execute infinitely oden Strong fairness (compassion): e.g., a process that is enabled infinitely oden gets it turns to execute infinitely oden Weak fairness (jus2ce): e.g., a process that is con2nuously enabled ader a certain 2me, gets its turn to execute infinitely oden Expressing fairness constraints For transi2on system TS = (S, Act,, I,AP, L) without terminal states, A Act, and infinite execu2on fragment ρ = s 0 α 0 s 1 α 1 s of TS: ρ is uncondi6onally A- fair whenever j. α j A ρ is strongly A- fair whenever ( j. Act(s j ) A not= ) ( j. α j A) ρ is weakly A- fair whenever ( j. Act(s j ) A not= ) ( j. α j A) Introduction 16
17 Example A = {enter 2 }: Is the above uncoditionally A-fair, strongly A-fair, weakly A-fair for the infinite fragment shown in dashed lines? What about the trace shown in dotted lines? Fairness assump2on Introduction 17
Safety and Liveness Properties
Safety and Liveness Properties Lecture #6 of Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling and Verification E-mail: katoen@cs.rwth-aachen.de November 5, 2008 c JPK Overview Lecture
More informationTransition Systems and Linear-Time Properties
Transition Systems and Linear-Time Properties Lecture #1 of Principles of Model Checking Joost-Pieter Katoen Software Modeling and Verification Group affiliated to University of Twente, Formal Methods
More informationChapter 3: Linear-Time Properties
Chapter 3: Linear-Time Properties Prof. Ali Movaghar Verification of Reactive Systems Outline n n To verify the transition system model of the system under consideration, we need to specify the property
More informationLecture 2 Automata Theory
Lecture 2 Automata Theory Ufuk Topcu Nok Wongpiromsarn Richard M. Murray Outline: Transition systems Linear-time properties Regular propereties EECI, 14 May 2012 This short-course is on this picture applied
More informationChapter 3: Linear temporal logic
INFOF412 Formal verification of computer systems Chapter 3: Linear temporal logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 LTL: a specification
More informationIntroduction to Formal Verification Methods Exercise 4
Introduction to Formal Verification Methods Exercise 4 Guy Katz, 301062063 May 30, 2013 Question 1 We argue that there exists a weakly fair non-progress cycle in the given model. ssuming weak fairness,
More informationLecture 2 Automata Theory
Lecture 2 Automata Theory Ufuk Topcu Nok Wongpiromsarn Richard M. Murray EECI, 18 March 2013 Outline Modeling (discrete) concurrent systems: transition systems, concurrency and interleaving Linear-time
More informationLinear-Time Logic. Hao Zheng
Linear-Time Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE, USF)
More informationChapter 4: Computation tree logic
INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification
More informationLecture 9: Cri,cal Sec,ons revisited, and Reasoning about Programs. K. V. S. Prasad Dept of Computer Science Chalmers University Monday 23 Feb 2015
Lecture 9: Cri,cal Sec,ons revisited, and Reasoning about Programs K. V. S. Prasad Dept of Computer Science Chalmers University Monday 23 Feb 2015 Plan for today Chap 2, 3 recap and complete Chap 4 intro
More informationAutomata-Theoretic Model Checking of Reactive Systems
Automata-Theoretic Model Checking of Reactive Systems Radu Iosif Verimag/CNRS (Grenoble, France) Thanks to Tom Henzinger (IST, Austria), Barbara Jobstmann (CNRS, Grenoble) and Doron Peled (Bar-Ilan University,
More informationLabeled Transition Systems
Labeled Transition Systems Lecture #1 of Probabilistic Models for Concurrency Joost-Pieter Katoen Lehrstuhl II: Programmiersprachen u. Softwarevalidierung E-mail: katoen@cs.rwth-aachen.de March 12, 2005
More informationOverview. overview / 357
Overview overview6.1 Introduction Modelling parallel systems Linear Time Properties Regular Properties Linear Temporal Logic (LTL) Computation Tree Logic syntax and semantics of CTL expressiveness of CTL
More informationAutomata-based Verification - III
COMP30172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20: email: howard.barringer@manchester.ac.uk March 2009 Third Topic Infinite Word Automata Motivation Büchi Automata
More informationPredicate abstrac,on and interpola,on. Many pictures and examples are borrowed from The So'ware Model Checker BLAST presenta,on.
Predicate abstrac,on and interpola,on Many pictures and examples are borrowed from The So'ware Model Checker BLAST presenta,on. Outline. Predicate abstrac,on the idea in pictures 2. Counter- example guided
More informationTopics in Verification AZADEH FARZAN FALL 2017
Topics in Verification AZADEH FARZAN FALL 2017 Last time LTL Syntax ϕ ::= true a ϕ 1 ϕ 2 ϕ ϕ ϕ 1 U ϕ 2 a AP. ϕ def = trueu ϕ ϕ def = ϕ g intuitive meaning of and is obt Limitations of LTL pay pay τ τ soda
More informationCDS 270 (Fall 09) - Lecture Notes for Assignment 8.
CDS 270 (Fall 09) - Lecture Notes for Assignment 8. ecause this part of the course has no slides or textbook, we will provide lecture supplements that include, hopefully, enough discussion to complete
More informationModal and Temporal Logics
Modal and Temporal Logics Colin Stirling School of Informatics University of Edinburgh July 23, 2003 Why modal and temporal logics? 1 Computational System Modal and temporal logics Operational semantics
More informationSafety and Liveness. Thread Synchronization: Too Much Milk. Critical Sections. A Really Cool Theorem
Safety and Liveness Properties defined over an execution of a program Thread Synchronization: Too Much Milk Safety: nothing bad happens holds in every finite execution prefix Windows never crashes No patient
More informationGuest lecturer: Prof. Mark Reynolds, The University of Western Australia
Università degli studi di Udine Corso per il dottorato di ricerca: Temporal Logics: Satisfiability Checking, Model Checking, and Synthesis January 2017 Lecture 01, Part 02: Temporal Logics Guest lecturer:
More informationChapter 6: Computation Tree Logic
Chapter 6: Computation Tree Logic Prof. Ali Movaghar Verification of Reactive Systems Outline We introduce Computation Tree Logic (CTL), a branching temporal logic for specifying system properties. A comparison
More informationAutomata-based Verification - III
CS3172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20/22: email: howard.barringer@manchester.ac.uk March 2005 Third Topic Infinite Word Automata Motivation Büchi Automata
More informationFormal Verification Techniques. Riccardo Sisto, Politecnico di Torino
Formal Verification Techniques Riccardo Sisto, Politecnico di Torino State exploration State Exploration and Theorem Proving Exhaustive exploration => result is certain (correctness or noncorrectness proof)
More informationFAIRNESS FOR INFINITE STATE SYSTEMS
FAIRNESS FOR INFINITE STATE SYSTEMS Heidy Khlaaf University College London 1 FORMAL VERIFICATION Formal verification is the process of establishing whether a system satisfies some requirements (properties),
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationTransition Predicate Abstraction and Fair Termination
Transition Predicate Abstraction and Fair Termination Andreas Podelski and Andrey Rybalchenko Max-Planck-Institut für Informatik Saarbrücken, Germany POPL 2005 ETH Zürich Can Ali Akgül 2009 Introduction
More informationFinite-State Model Checking
EECS 219C: Computer-Aided Verification Intro. to Model Checking: Models and Properties Sanjit A. Seshia EECS, UC Berkeley Finite-State Model Checking G(p X q) Temporal logic q p FSM Model Checker Yes,
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationESE601: Hybrid Systems. Introduction to verification
ESE601: Hybrid Systems Introduction to verification Spring 2006 Suggested reading material Papers (R14) - (R16) on the website. The book Model checking by Clarke, Grumberg and Peled. What is verification?
More informationIncorpora(ng (me to an integrated formal method. Steve Schneider
Incorpora(ng (me to an integrated formal method Steve Schneider Structure of talk CSP B and CSP Event- B Applica(on to railway modelling Challenges with introducing (me 2 Integra(ng CSP and B/Event- B
More informationTemporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.
EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016
More informationTimo Latvala. March 7, 2004
Reactive Systems: Safety, Liveness, and Fairness Timo Latvala March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness 14-1 Safety Safety properties are a very useful subclass of specifications.
More informationLinear Temporal Logic and Büchi Automata
Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More informationComputation Tree Logic
Computation Tree Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE,
More informationAn Introduction to Temporal Logics
An Introduction to Temporal Logics c 2001,2004 M. Lawford Outline Motivation: Dining Philosophers Safety, Liveness, Fairness & Justice Kripke structures, LTS, SELTS, and Paths Linear Temporal Logic Branching
More informationModel Checking with CTL. Presented by Jason Simas
Model Checking with CTL Presented by Jason Simas Model Checking with CTL Based Upon: Logic in Computer Science. Huth and Ryan. 2000. (148-215) Model Checking. Clarke, Grumberg and Peled. 1999. (1-26) Content
More informationAlan Bundy. Automated Reasoning LTL Model Checking
Automated Reasoning LTL Model Checking Alan Bundy Lecture 9, page 1 Introduction So far we have looked at theorem proving Powerful, especially where good sets of rewrite rules or decision procedures have
More informationDesign of Distributed Systems Melinda Tóth, Zoltán Horváth
Design of Distributed Systems Melinda Tóth, Zoltán Horváth Design of Distributed Systems Melinda Tóth, Zoltán Horváth Publication date 2014 Copyright 2014 Melinda Tóth, Zoltán Horváth Supported by TÁMOP-412A/1-11/1-2011-0052
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 91 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationTimed Automata. Chapter Clocks and clock constraints Clock variables and clock constraints
Chapter 10 Timed Automata In the previous chapter, we have discussed a temporal logic where time was a discrete entities. A time unit was one application of the transition relation of an LTS. We could
More informationAbstractions and Decision Procedures for Effective Software Model Checking
Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture
More informationCPSC 421: Tutorial #1
CPSC 421: Tutorial #1 October 14, 2016 Set Theory. 1. Let A be an arbitrary set, and let B = {x A : x / x}. That is, B contains all sets in A that do not contain themselves: For all y, ( ) y B if and only
More informationEmbedded systems specification and design
Embedded systems specification and design David Kendall David Kendall Embedded systems specification and design 1 / 21 Introduction Finite state machines (FSM) FSMs and Labelled Transition Systems FSMs
More informationComputation Tree Logic (CTL) & Basic Model Checking Algorithms
Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking
More informationCOMP3151/9151 Foundations of Concurrency Lecture 4
1 COMP3151/9151 Foundations of Concurrency Lecture 4 and Kai Engelhardt CSE, UNSW (and data61) Revision: 1.5 of Date: 2017/08/14 00:35:24 UTC (Credits: parts may be borrowed from M. Ben-Ari, G Andrews,
More informationTHEORY OF SYSTEMS MODELING AND ANALYSIS. Henny Sipma Stanford University. Master class Washington University at St Louis November 16, 2006
THEORY OF SYSTEMS MODELING AND ANALYSIS Henny Sipma Stanford University Master class Washington University at St Louis November 16, 2006 1 1 COURSE OUTLINE 8:37-10:00 Introduction -- Computational model
More informationIntroduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either
Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action
More informationAutomata on Infinite words and LTL Model Checking
Automata on Infinite words and LTL Model Checking Rodica Condurache Lecture 4 Lecture 4 Automata on Infinite words and LTL Model Checking 1 / 35 Labeled Transition Systems Let AP be the (finite) set of
More informationCS477 Formal Software Dev Methods
CS477 Formal Software Dev Methods Elsa L Gunter 2112 SC, UIUC egunter@illinois.edu http://courses.engr.illinois.edu/cs477 Slides based in part on previous lectures by Mahesh Vishwanathan, and by Gul Agha
More informationLecture 4 Model Checking and Logic Synthesis
Lecture 4 Model Checking and Logic Synthesis Nok Wongpiromsarn Richard M. Murray Ufuk Topcu EECI, 18 March 2013 Outline Model checking: what it is, how it works, how it is used Computational complexity
More informationTimo Latvala. February 4, 2004
Reactive Systems: Temporal Logic LT L Timo Latvala February 4, 2004 Reactive Systems: Temporal Logic LT L 8-1 Temporal Logics Temporal logics are currently the most widely used specification formalism
More informationVerification. Arijit Mondal. Dept. of Computer Science & Engineering Indian Institute of Technology Patna
IIT Patna 1 Verification Arijit Mondal Dept. of Computer Science & Engineering Indian Institute of Technology Patna arijit@iitp.ac.in Introduction The goal of verification To ensure 100% correct in functionality
More informationLecture 11 Safety, Liveness, and Regular Expression Logics
Lecture 11 Safety, Liveness, and Regular Expression Logics Safety and Liveness Regular Expressions w-regular Expressions Programs, Computations, and Properties Guarantee, Response, and Persistance Properties.
More informationLecture 16: Computation Tree Logic (CTL)
Lecture 16: Computation Tree Logic (CTL) 1 Programme for the upcoming lectures Introducing CTL Basic Algorithms for CTL CTL and Fairness; computing strongly connected components Basic Decision Diagrams
More informationSystems Verification. Alessandro Abate. Day 1 January 25, 2016
Systems Verification Alessandro Abate Day 1 January 25, 2016 Outline Course setup Intro to formal verification Models - labelled transition systems Properties as specifications - modal logics Model checking
More informationLinear Temporal Logic (LTL)
Chapter 9 Linear Temporal Logic (LTL) This chapter introduces the Linear Temporal Logic (LTL) to reason about state properties of Labelled Transition Systems defined in the previous chapter. We will first
More informationT Reactive Systems: Temporal Logic LTL
Tik-79.186 Reactive Systems 1 T-79.186 Reactive Systems: Temporal Logic LTL Spring 2005, Lecture 4 January 31, 2005 Tik-79.186 Reactive Systems 2 Temporal Logics Temporal logics are currently the most
More informationOn Safety Properties and Their Monitoring
Scientific Annals of Computer Science vol.??, 201?, pp. 1 39 On Safety Properties and Their Monitoring Grigore Roşu 1 Abstract This paper addresses the problem of runtime verification from a foundational
More informationIntroduction to Model Checking. Debdeep Mukhopadhyay IIT Madras
Introduction to Model Checking Debdeep Mukhopadhyay IIT Madras How good can you fight bugs? Comprising of three parts Formal Verification techniques consist of three parts: 1. A framework for modeling
More informationModel for reactive systems/software
Temporal Logics CS 5219 Abhik Roychoudhury National University of Singapore The big picture Software/ Sys. to be built (Dream) Properties to Satisfy (caution) Today s lecture System Model (Rough Idea)
More informationRuntime Verification. Grigore Roşu. University of Illinois at Urbana-Champaign
Runtime Verification Grigore Roşu University of Illinois at Urbana-Champaign 2 Contents 1 Introduction 7 2 Background, Preliminaries, Notations 13 3 Safety Properties 17 3.1 Finite Traces...........................
More informationCSE 473: Ar+ficial Intelligence. Hidden Markov Models. Bayes Nets. Two random variable at each +me step Hidden state, X i Observa+on, E i
CSE 473: Ar+ficial Intelligence Bayes Nets Daniel Weld [Most slides were created by Dan Klein and Pieter Abbeel for CS188 Intro to AI at UC Berkeley. All CS188 materials are available at hnp://ai.berkeley.edu.]
More informationProperty Checking of Safety- Critical Systems Mathematical Foundations and Concrete Algorithms
Property Checking of Safety- Critical Systems Mathematical Foundations and Concrete Algorithms Wen-ling Huang and Jan Peleska University of Bremen {huang,jp}@cs.uni-bremen.de MBT-Paradigm Model Is a partial
More informationCIS 842: Specification and Verification of Reactive Systems. Lecture Specifications: Specification Patterns
CIS 842: Specification and Verification of Reactive Systems Lecture Specifications: Specification Patterns Copyright 2001-2002, Matt Dwyer, John Hatcliff, Robby. The syllabus and all lectures for this
More informationRecognizing Safety and Liveness by Alpern and Schneider
Recognizing Safety and Liveness by Alpern and Schneider Calvin Deutschbein 17 Jan 2017 1 Intro 1.1 Safety What is safety? Bad things do not happen For example, consider the following safe program in C:
More informationDecentralized Control of Discrete Event Systems with Bounded or Unbounded Delay Communication
Decentralized Control of Discrete Event Systems with Bounded or Unbounded Delay Communication Stavros Tripakis Abstract We introduce problems of decentralized control with communication, where we explicitly
More informationMonadic Predicate Logic is Decidable. Boolos et al, Computability and Logic (textbook, 4 th Ed.)
Monadic Predicate Logic is Decidable Boolos et al, Computability and Logic (textbook, 4 th Ed.) These slides use A instead of E instead of & instead of - instead of Nota>on Equality statements are atomic
More informationAutomata-Theoretic LTL Model-Checking
Automata-Theoretic LTL Model-Checking Arie Gurfinkel arie@cmu.edu SEI/CMU Automata-Theoretic LTL Model-Checking p.1 LTL - Linear Time Logic (Pn 77) Determines Patterns on Infinite Traces Atomic Propositions
More informationThe Underlying Semantics of Transition Systems
The Underlying Semantics of Transition Systems J. M. Crawford D. M. Goldschlag Technical Report 17 December 1987 Computational Logic Inc. 1717 W. 6th St. Suite 290 Austin, Texas 78703 (512) 322-9951 1
More informationFORMAL METHODS LECTURE III: LINEAR TEMPORAL LOGIC
Alessandro Artale (FM First Semester 2007/2008) p. 1/39 FORMAL METHODS LECTURE III: LINEAR TEMPORAL LOGIC Alessandro Artale Faculty of Computer Science Free University of Bolzano artale@inf.unibz.it http://www.inf.unibz.it/
More informationFrom Liveness to Promptness
From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every
More informationProbabilistic Model Checking Michaelmas Term Dr. Dave Parker. Department of Computer Science University of Oxford
Probabilistic Model Checking Michaelmas Term 2011 Dr. Dave Parker Department of Computer Science University of Oxford Overview Temporal logic Non-probabilistic temporal logic CTL Probabilistic temporal
More informationSoftware Verification
Software Verification Grégoire Sutre LaBRI, University of Bordeaux, CNRS, France Summer School on Verification Technology, Systems & Applications September 2008 Grégoire Sutre Software Verification VTSA
More informationLTL is Closed Under Topological Closure
LTL is Closed Under Topological Closure Grgur Petric Maretić, Mohammad Torabi Dashti, David Basin Department of Computer Science, ETH Universitätstrasse 6 Zürich, Switzerland Abstract We constructively
More informationAlternating-Time Temporal Logic
Alternating-Time Temporal Logic R.Alur, T.Henzinger, O.Kupferman Rafael H. Bordini School of Informatics PUCRS R.Bordini@pucrs.br Logic Club 5th of September, 2013 ATL All the material in this presentation
More informationSpecification models and their analysis Petri Nets
Specification models and their analysis Petri Nets Kai Lampka December 10, 2010 1 30 Part I Petri Nets Basics Petri Nets Introduction A Petri Net (PN) is a weighted(?), bipartite(?) digraph(?) invented
More informationInformatics 1 - Computation & Logic: Tutorial 5 v:1.12 1st November :36:40
Informatics 1 - Computation & Logic: Tutorial 5 v:1.12 1st November 2017 16:36:40 Satisfiability and Resolution Week 7: 30 October 3 November 2017 Please attempt the entire worksheet in advance of the
More informationLiveness in Timed and Untimed Systems. Abstract. and its timed version have been used successfully, but have focused on safety conditions and
Liveness in Timed and Untimed Systems Roberto Segala y Rainer Gawlick z Jrgen Sgaard-Andersen x Nancy Lynch { Abstract When proving the correctness of algorithms in distributed systems, one generally considers
More informationPetri nets. s 1 s 2. s 3 s 4. directed arcs.
Petri nets Petri nets Petri nets are a basic model of parallel and distributed systems (named after Carl Adam Petri). The basic idea is to describe state changes in a system with transitions. @ @R s 1
More informationA logical framework to deal with variability
A logical framework to deal with variability (research in progress) M.H. ter Beek joint work with P. Asirelli, A. Fantechi and S. Gnesi ISTI CNR Università di Firenze XXL project meeting Pisa, 21 June
More informationTrace semantics: towards a unification of parallel paradigms Stephen Brookes. Department of Computer Science Carnegie Mellon University
Trace semantics: towards a unification of parallel paradigms Stephen Brookes Department of Computer Science Carnegie Mellon University MFCSIT 2002 1 PARALLEL PARADIGMS State-based Shared-memory global
More informationIntroduction. Büchi Automata and Model Checking. Outline. Büchi Automata. The simplest computation model for infinite behaviors is the
Introduction Büchi Automata and Model Checking Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 The simplest computation model for finite behaviors is the finite
More informationClocks in Asynchronous Systems
Clocks in Asynchronous Systems The Internet Network Time Protocol (NTP) 8 Goals provide the ability to externally synchronize clients across internet to UTC provide reliable service tolerating lengthy
More informationCS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics
CS256/Spring 2008 Lecture #11 Zohar Manna Beyond Temporal Logics Temporal logic expresses properties of infinite sequences of states, but there are interesting properties that cannot be expressed, e.g.,
More informationA Enforceable Security Policies Revisited
A Enforceable Security Policies Revisited DAVID BASIN, ETH Zurich VINCENT JUGÉ, MINES ParisTech FELIX KLAEDTKE, ETH Zurich EUGEN ZĂLINESCU, ETH Zurich We revisit Schneider s work on policy enforcement
More informationCS256/Winter 2009 Lecture #1. Zohar Manna. Instructor: Zohar Manna Office hours: by appointment
CS256/Winter 2009 Lecture #1 Zohar Manna FORMAL METHODS FOR REACTIVE SYSTEMS Instructor: Zohar Manna Email: manna@cs.stanford.edu Office hours: by appointment TA: Boyu Wang Email: wangboyu@stanford.edu
More informationCSE 473: Ar+ficial Intelligence
CSE 473: Ar+ficial Intelligence Hidden Markov Models Luke Ze@lemoyer - University of Washington [These slides were created by Dan Klein and Pieter Abbeel for CS188 Intro to AI at UC Berkeley. All CS188
More informationDistributed Algorithms (CAS 769) Dr. Borzoo Bonakdarpour
Distributed Algorithms (CAS 769) Week 1: Introduction, Logical clocks, Snapshots Dr. Borzoo Bonakdarpour Department of Computing and Software McMaster University Dr. Borzoo Bonakdarpour Distributed Algorithms
More informationarxiv: v2 [cs.lo] 25 Sep 2016
Model Checking of Linear-Time Properties in Multi-Valued Systems a Yongming Li, b Manfred Droste, a Lihui Lei a College of Computer Science, Shaanxi Normal University, Xi an, 710062, China b Institute
More informationMultiagent Systems and Games
Multiagent Systems and Games Rodica Condurache Lecture 5 Lecture 5 Multiagent Systems and Games 1 / 31 Multiagent Systems Definition A Multiagent System is a tuple M = AP, Ag, (Act i ) i Ag, V, v 0, τ,
More information3-Valued Abstraction-Refinement
3-Valued Abstraction-Refinement Sharon Shoham Academic College of Tel-Aviv Yaffo 1 Model Checking An efficient procedure that receives: A finite-state model describing a system A temporal logic formula
More informationCS 161: Design and Analysis of Algorithms
CS 161: Design and Analysis of Algorithms NP- Complete I P, NP Polynomial >me reduc>ons NP- Hard, NP- Complete Sat/ 3- Sat Decision Problem Suppose there is a func>on A that outputs True or False A decision
More informationTemporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure
Outline Temporal Logic Ralf Huuck Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness Model Checking Problem model, program? M φ satisfies, Implements, refines property, specification
More informationEmbedded Systems 2. REVIEW: Actor models. A system is a function that accepts an input signal and yields an output signal.
Embedded Systems 2 REVIEW: Actor models A system is a function that accepts an input signal and yields an output signal. The domain and range of the system function are sets of signals, which themselves
More informationComplexity. Complexity Theory Lecture 3. Decidability and Complexity. Complexity Classes
Complexity Theory 1 Complexity Theory 2 Complexity Theory Lecture 3 Complexity For any function f : IN IN, we say that a language L is in TIME(f(n)) if there is a machine M = (Q, Σ, s, δ), such that: L
More informationFailure Diagnosis of Discrete Event Systems With Linear-Time Temporal Logic Specifications
Failure Diagnosis of Discrete Event Systems With Linear-Time Temporal Logic Specifications Shengbing Jiang and Ratnesh Kumar Abstract The paper studies failure diagnosis of discrete event systems with
More informationSec$on Summary. Definition of sets Describing Sets
Section 2.1 Sec$on Summary Definition of sets Describing Sets Roster Method Set-Builder Notation Some Important Sets in Mathematics Empty Set and Universal Set Subsets and Set Equality Cardinality of Sets
More informationA Sample State Machine
A Sample State Machine Environment Signatures An environment signature is a triple of sets of guards, actions, and messages. H = (G H, A H, M H ) Guards: formulas in some logical language, e.g. OCL. Actions
More information