Binary decision diagrams for security protocols

Size: px
Start display at page:

Download "Binary decision diagrams for security protocols"

Transcription

1 for Instytut Informatyki Teoretycznej i Stosowanej Politechnika Częstochowska 4 czerwca 2012 roku

2 Infrastructure with Intruder Threat template 5 References

3

4

5 BDD definition Definition An BDD G representing the Boolean Functions f 1,..., f m over the variables x 1,..., x n is a directed acyclic graph with following properties: 1 Nodes without outgoing edges, which are called sinks or terminal nodes, are labeled by 0 or 1. 2 All non-sink nodes of G, which are also called internal nodes, are labeled by a variable, a nd have two outgoing edges, a 0-edge and 1-edge. 3 On each directed path in the OBDD each variable occurs at most once as the label of the node.

6 Simple example

7 BDD types OBDD OBDD with complemented edges Algebraic Decision Diagrams Zero-suppressed Decision Diagrams

8 OBDD definition Definition An OBDD G representing the Boolean Functions f 1,..., f m over the variables x 1,..., x n is a directed acyclic graph with following properties has all properties and 1 there is a variable ordering π - a permutation of x 1,..., x n and on each directed path the variables occur according to this ordering

9 Basic operations I 1 Evaluation: For an OBDD G representing f and an input a compute the value f (a). 2 Reduction: For an OBDD G compute the equivalent reduced OBDD. 3 Equivalence test: Test whether two functions represented by OBDDs are equal. 4 Satisfiability problems: These problems include: Satisfiability: For an OBDD G representing f find an input a for which f (a) = 1 or output that no such input exists. SAT-Count: For an OBDD G representing f compute the number of inputs a for which f (a) = 1. 5 Synthesis (also called Apply): For functions f and g represented by an OBDD G include into G a representation for f g where is a binary Boolean operation (e.g., ).

10 Basic operations II 6 Replacements (also called Substitution): There are two replacement operations: Replacement by constants: For a function f represented by an OBDD, for a variable x i and a constant c 0, 1 compute an f xi =c. Replacement by functions: For functions f and g represented by an OBDD and for a variable x i compute an f xi =g. 7 Universal quantification and existential quantification: F or a function f represented by an OBDD and for a variable x i compute an ( x i : f ) := f xi =0 f xi =1 or ( x i : f ) := f xi =0 f xi =1, respectively.

11 Reduction

12 Knowledge variables Needham Schroeder Public Key Protocol: knowledge variables: α 1 A B : N A i(a) KB, α 2 B A : N A N B KA, (1) α 3 A B : N B KB. x N A A (N A Know A ), x N B A (N B Know A ), x N A B (N A Know B ), x N B B (N B Know B ). (2) If α j i is i-th step in the j-th execution of the, then the variable which corresponds to this step is marked by x α j. i

13 f1 1 = x N A A x N A B x α 1, 1 f2 1 = x N B B x N A B x N B A x α 1, (3) 2 f 1 3 = x N B A x α 1 3.

14

15 for : α 1 1 A ι : N A ι(a) Kι, α 2 1 ι(a) B : N A ι(a) KB, α 2 2 B ι(a) : N A N B KA, (4) α 1 2 ι A : N A N B KA, α 1 3 A ι : N B Kι, bollean functions: f 1 1 = x N A A α 2 3 ι(a) B : N B KB. (t) x N A ι (t) x α 1 1 (t), f 2 1 = x N A B (t + 1) x α 2 1, f 2 2 = x N B B (t + 2) x N A N B KA ι (t + 2) x α 2 2 (t + 2), (5) f1 2 = x N B A (t + 3) x α 2 (t + 3), 2 f1 3 = x N B ι (t + 4) x α 2 3 (t + 4), f 3 2 = x α 3 3 (t + 5).

16 Siedlecka

17 Chains Definition The chain in the OBDD tree for the run r is called the reduced correct sequence of boolean functions: c = f i 1 k 1, f i 2 k 2, f i 3 k 3,..., f is k s. The chain c = f i 1 k 1, f i 2 k 2, f i 3 k 3,..., f is k s can be written as: c = f i 1 k 1 (t 1 ) < f i 2 k 2 (t 2 ) < f i 3 k 3 (t 3 ) <... < f is k s (t s ) where t m < t n, for m = 1,..., s 1 and n = 2,..., s.

18 Threat template for St = (e 1 = x N A A (t)) < t 1 = th < (e 2 = x α 1 1 (t)) < t 2 = Th < (e 3 = x N A B (t > t)) < t 3 = th < (e 4 = x N B B (t > t)) < t 4 = th < (e 5 = x α 2(t > t)) < t 5 = Th < 2 (e 6 = x N B A (t > t )) < t 6 = th < (e 7 = x α 3 1 (t > t ))(6)

19 Threat template searching RS = (r 1 = x N A A (t)) < tr 1 = th < (r 2 = x α 1 1 (t)) < tr 2 = th < (r 3 = x N A ι (t 1 > t)) < tr 3 = th < (r 4 = x α 2 1 (t 1 > t)) < tr 4 = th < (r 5 = x N A B (t2 > t)) < tr 5 = th < (r 6 = x N B B (t2 > t 1 )) < tr 6 = th < (r 7 = x α 2 2 (t 2 > t 1 )) < tr 7 = th < (r 8 = x N A N B KA ι (t 3 > t 2 )) < tr 8 = th < (r 9 = x α 1 2 (t 3 > t 2 )) < tr 9 = th <(r 10 = x N B A (t4 > t 3 )) < tr 10 = th < (r 11 = x α 3 1 (t 5 > t 4 )) < tr 11 = th < (e 12 = x N B ι (t 6 > t 5 )) < t 12 = th < (e 13 = x α 2 3 (t 6 > t 5 )

20 References I Akers, S.B.:. IEEE Trans Comp 27, (1978) Bryant, R.E.: and beyond: enabling techniques for formal verification. Int Conf CAD, (1995) Drechsler, R., Becker, B.: - theory and implementation. Kluwer Academic Publishers, Boston, Mass., USA (1998) M., Srebrny, M.: A Quantifier-free First-order Knowledge Logic of Authentication, Fundamenta Informaticae, vol. 72, pp , IOS Press 2006 M., Penczek, W.: Verifying Protocols Modeled by Networks of Automata, Fundamenta Informaticae, Vol. 79 (3-4), pp , IOS Press 2007

21 References II M., Penczek, W.: Verifying Timed Protocols via Translation to Timed Automata, Fundamenta Informaticae, vol. 93 (1-3), pp , IOS Press 2009

Probabilistic Model Checking of Security Protocols without Perfect Cryptography Assumption

Probabilistic Model Checking of Security Protocols without Perfect Cryptography Assumption Our Model Checking of Security Protocols without Perfect Cryptography Assumption Czestochowa University of Technology Cardinal Stefan Wyszynski University CN2016 Our 1 2 3 Our 4 5 6 7 Importance of Security

More information

1 Algebraic Methods. 1.1 Gröbner Bases Applied to SAT

1 Algebraic Methods. 1.1 Gröbner Bases Applied to SAT 1 Algebraic Methods In an algebraic system Boolean constraints are expressed as a system of algebraic equations or inequalities which has a solution if and only if the constraints are satisfiable. Equations

More information

Binary Decision Diagrams

Binary Decision Diagrams Binary Decision Diagrams Logic Circuits Design Seminars WS2010/2011, Lecture 2 Ing. Petr Fišer, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical University in Prague

More information

COMPRESSED STATE SPACE REPRESENTATIONS - BINARY DECISION DIAGRAMS

COMPRESSED STATE SPACE REPRESENTATIONS - BINARY DECISION DIAGRAMS QUALITATIVE ANALYIS METHODS, OVERVIEW NET REDUCTION STRUCTURAL PROPERTIES COMPRESSED STATE SPACE REPRESENTATIONS - BINARY DECISION DIAGRAMS LINEAR PROGRAMMING place / transition invariants state equation

More information

Boolean decision diagrams and SAT-based representations

Boolean decision diagrams and SAT-based representations Boolean decision diagrams and SAT-based representations 4th July 200 So far we have seen Kripke Structures 2 Temporal logics (and their semantics over Kripke structures) 3 Model checking of these structures

More information

REMARKS ON THE NUMBER OF LOGIC NETWORKS WITH SAME COMPLEXITY DERIVED FROM SPECTRAL TRANSFORM DECISION DIAGRAMS

REMARKS ON THE NUMBER OF LOGIC NETWORKS WITH SAME COMPLEXITY DERIVED FROM SPECTRAL TRANSFORM DECISION DIAGRAMS REMARKS ON THE NUMBER OF LOGIC NETORKS ITH SAME COMPLEXITY DERIVED FROM SPECTRAL TRANSFORM DECISION DIAGRAMS Radomir S. Stanković Mark G. Karpovsky 1 Dept. of Computer Science, Faculty of Electronics,

More information

Symbolic Model Checking with ROBDDs

Symbolic Model Checking with ROBDDs Symbolic Model Checking with ROBDDs Lecture #13 of Advanced Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling & Verification E-mail: katoen@cs.rwth-aachen.de December 14, 2016 c JPK Symbolic

More information

Overview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?

Overview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for? Computer Engineering and Networks Overview Discrete Event Systems Verification of Finite Automata Lothar Thiele Introduction Binary Decision Diagrams Representation of Boolean Functions Comparing two circuits

More information

Reduced Ordered Binary Decision Diagrams

Reduced Ordered Binary Decision Diagrams Reduced Ordered Binary Decision Diagrams Lecture #13 of Advanced Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling & Verification E-mail: katoen@cs.rwth-aachen.de June 5, 2012 c JPK Switching

More information

Binary Decision Diagrams Boolean Functions

Binary Decision Diagrams Boolean Functions Binary Decision Diagrams Representation of Boolean Functions BDDs, OBDDs, ROBDDs Operations Model-Checking over BDDs 72 Boolean functions:b = {0,1}, f :B B B Boolean Functions Boolean expressions: t ::=

More information

Multi-Terminal Multi-Valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition

Multi-Terminal Multi-Valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition 22 IEEE 42nd International Symposium on Multiple-Valued Logic Multi-Terminal Multi-Valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition Hiroki Nakahara, Tsutomu Sasao,

More information

Quantified Synthesis of Reversible Logic

Quantified Synthesis of Reversible Logic Quantified Synthesis of Reversible Logic Robert Wille 1 Hoang M. Le 1 Gerhard W. Dueck 2 Daniel Große 1 1 Group for Computer Architecture (Prof. Dr. Rolf Drechsler) University of Bremen, 28359 Bremen,

More information

Bounds on the OBDD-Size of Integer Multiplication via Universal Hashing

Bounds on the OBDD-Size of Integer Multiplication via Universal Hashing Bounds on the OBDD-Size of Integer Multiplication via Universal Hashing Philipp Woelfel Dept. of Computer Science University Dortmund D-44221 Dortmund Germany phone: +49 231 755-2120 fax: +49 231 755-2047

More information

13th International Conference on Relational and Algebraic Methods in Computer Science (RAMiCS 13)

13th International Conference on Relational and Algebraic Methods in Computer Science (RAMiCS 13) 13th International Conference on Relational and Algebraic Methods in Computer Science (RAMiCS 13) Relation Algebras, Matrices, and Multi-Valued Decision Diagrams Francis Atampore and Dr. Michael Winter

More information

Binary Decision Diagrams

Binary Decision Diagrams Binary Decision Diagrams Beate Bollig, Martin Sauerhoff, Detlef Sieling, and Ingo Wegener FB Informatik, LS2, Univ. Dortmund, 44221 Dortmund, Germany lastname@ls2.cs.uni-dortmund.de Abstract Decision diagrams

More information

Hardware to Compute Walsh Coefficients

Hardware to Compute Walsh Coefficients Hardware to Compute alsh Coefficients Yukihiro Iguchi 1 Tsutomu asao 2 1 Department of Computer cience, Meiji University 2 Department of Computer cience and Electronics, Kyushu Institute of Technology

More information

CTL Model Checking. Wishnu Prasetya.

CTL Model Checking. Wishnu Prasetya. CTL Model Checking Wishnu Prasetya wishnu@cs.uu.nl www.cs.uu.nl/docs/vakken/pv Background Example: verification of web applications à e.g. to prove existence of a path from page A to page B. Use of CTL

More information

Counter Examples to the Conjecture on the Complexity of BDD Binary Operations

Counter Examples to the Conjecture on the Complexity of BDD Binary Operations TCS -TR-A-11-52 TCS Technical Report Counter Examples to the Conjecture on the Complexity of BDD Binary Operations by Ryo Yoshinaka, Jun Kawahara, Shuhei Denzumi, Hiroki Arimura and Shin-ichi Minato Division

More information

Automata-based Verification - III

Automata-based Verification - III COMP30172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20: email: howard.barringer@manchester.ac.uk March 2009 Third Topic Infinite Word Automata Motivation Büchi Automata

More information

A Lower Bound Technique for Nondeterministic Graph-Driven Read-Once-Branching Programs and its Applications

A Lower Bound Technique for Nondeterministic Graph-Driven Read-Once-Branching Programs and its Applications A Lower Bound Technique for Nondeterministic Graph-Driven Read-Once-Branching Programs and its Applications Beate Bollig and Philipp Woelfel FB Informatik, LS2, Univ. Dortmund, 44221 Dortmund, Germany

More information

EECS 219C: Computer-Aided Verification Boolean Satisfiability Solving III & Binary Decision Diagrams. Sanjit A. Seshia EECS, UC Berkeley

EECS 219C: Computer-Aided Verification Boolean Satisfiability Solving III & Binary Decision Diagrams. Sanjit A. Seshia EECS, UC Berkeley EECS 219C: Computer-Aided Verification Boolean Satisfiability Solving III & Binary Decision Diagrams Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: Lintao Zhang Announcement Project proposals due

More information

BDD Based Upon Shannon Expansion

BDD Based Upon Shannon Expansion Boolean Function Manipulation OBDD and more BDD Based Upon Shannon Expansion Notations f(x, x 2,, x n ) - n-input function, x i = or f xi=b (x,, x n ) = f(x,,x i-,b,x i+,,x n ), b= or Shannon Expansion

More information

1 Preliminaries We recall basic denitions. A deterministic branching program P for computing a Boolean function h n : f0; 1g n! f0; 1g is a directed a

1 Preliminaries We recall basic denitions. A deterministic branching program P for computing a Boolean function h n : f0; 1g n! f0; 1g is a directed a Some Separation Problems on Randomized OBDDs Marek Karpinski Rustam Mubarakzjanov y Abstract We investigate the relationships between complexity classes of Boolean functions that are computable by polynomial

More information

A Unifying Approach to Edge-valued and Arithmetic Transform Decision Diagrams

A Unifying Approach to Edge-valued and Arithmetic Transform Decision Diagrams Automation and Remote Control, Vol. 63, No., 2002, pp. 25 38. Translated from Avtomatika i Telemekhanika, No., 2002, pp. 40 53. Original Russian Text Copyright c 2002 by Moraga, Sasao, Stanković. AUTOMATA

More information

Symmetrical, Dual and Linear Functions and Their Autocorrelation Coefficients

Symmetrical, Dual and Linear Functions and Their Autocorrelation Coefficients Symmetrical, Dual and Linear Functions and Their Autocorrelation Coefficients in the Proceedings of IWLS005 J. E. Rice Department of Math & Computer Science University of Lethbridge Lethbridge, Alberta,

More information

Binary Decision Diagrams

Binary Decision Diagrams Binar Decision Diagrams Ma 3, 2004 1 Overview Boolean functions Possible representations Binar decision trees Binar decision diagrams Ordered binar decision diagrams Reduced ordered binar decision diagrams

More information

Introduction to Quantum Branching Programs

Introduction to Quantum Branching Programs Introduction to Quantum Branching Programs Chris Pollett (based on joint work with Farid Ablayev, Aida Gainutdinova, Marek Karpinski, and Cristopher Moore) Apr. 4, 2006. Outline Classical Branching Programs

More information

Crash course Verification of Finite Automata Binary Decision Diagrams

Crash course Verification of Finite Automata Binary Decision Diagrams Crash course Verification of Finite Automata Binary Decision Diagrams Exercise session 10 Xiaoxi He 1 Equivalence of representations E Sets A B A B Set algebra,, ψψ EE = 1 ψψ AA = ff ψψ BB = gg ψψ AA BB

More information

The Complexity of Minimizing FBDDs

The Complexity of Minimizing FBDDs The Complexity of Minimizing FBDDs Detlef Sieling 1 FB Informatik, LS II, Univ. Dortmund 44221 Dortmund, Fed. Rep. of Germany sieling@ls2.cs.uni-dortmund.de Abstract Free Binary Decision Diagrams (FBDDs)

More information

Binary Decision Diagrams

Binary Decision Diagrams Binary Decision Diagrams Sungho Kang Yonsei University Outline Representing Logic Function Design Considerations for a BDD package Algorithms 2 Why BDDs BDDs are Canonical (each Boolean function has its

More information

Basing Decisions on Sentences in Decision Diagrams

Basing Decisions on Sentences in Decision Diagrams Proceedings of the Twenty-Sixth AAAI Conference on Artificial Intelligence Basing Decisions on Sentences in Decision Diagrams Yexiang Xue Department of Computer Science Cornell University yexiang@cs.cornell.edu

More information

Formal Verification Techniques. Riccardo Sisto, Politecnico di Torino

Formal Verification Techniques. Riccardo Sisto, Politecnico di Torino Formal Verification Techniques Riccardo Sisto, Politecnico di Torino State exploration State Exploration and Theorem Proving Exhaustive exploration => result is certain (correctness or noncorrectness proof)

More information

Safety and Reliability of Embedded Systems

Safety and Reliability of Embedded Systems (Sicherheit und Zuverlässigkeit eingebetteter Systeme) Fault Tree Analysis Mathematical Background and Algorithms Prof. Dr. Liggesmeyer, 0 Content Definitions of Terms Introduction to Combinatorics General

More information

Reduced Ordered Binary Decision Diagrams

Reduced Ordered Binary Decision Diagrams Reduced Ordered Binary Decision Diagrams Lecture #12 of Advanced Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling & Verification E-mail: katoen@cs.rwth-aachen.de December 13, 2016 c JPK

More information

Binary Decision Diagrams

Binary Decision Diagrams Binary Decision Diagrams Literature Some pointers: H.R. Andersen, An Introduction to Binary Decision Diagrams, Lecture notes, Department of Information Technology, IT University of Copenhagen Tools: URL:

More information

Polynomial Methods for Component Matching and Verification

Polynomial Methods for Component Matching and Verification Polynomial Methods for Component Matching and Verification James Smith Stanford University Computer Systems Laboratory Stanford, CA 94305 1. Abstract Component reuse requires designers to determine whether

More information

Representations of All Solutions of Boolean Programming Problems

Representations of All Solutions of Boolean Programming Problems Representations of All Solutions of Boolean Programming Problems Utz-Uwe Haus and Carla Michini Institute for Operations Research Department of Mathematics ETH Zurich Rämistr. 101, 8092 Zürich, Switzerland

More information

Binary Decision Diagrams and Symbolic Model Checking

Binary Decision Diagrams and Symbolic Model Checking Binary Decision Diagrams and Symbolic Model Checking Randy Bryant Ed Clarke Ken McMillan Allen Emerson CMU CMU Cadence U Texas http://www.cs.cmu.edu/~bryant Binary Decision Diagrams Restricted Form of

More information

Automata-based Verification - III

Automata-based Verification - III CS3172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20/22: email: howard.barringer@manchester.ac.uk March 2005 Third Topic Infinite Word Automata Motivation Büchi Automata

More information

Abstractions and Decision Procedures for Effective Software Model Checking

Abstractions and Decision Procedures for Effective Software Model Checking Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture

More information

Binary Decision Diagrams. Graphs. Boolean Functions

Binary Decision Diagrams. Graphs. Boolean Functions Binary Decision Diagrams Graphs Binary Decision Diagrams (BDDs) are a class of graphs that can be used as data structure for compactly representing boolean functions. BDDs were introduced by R. Bryant

More information

Decision Procedures for Satisfiability and Validity in Propositional Logic

Decision Procedures for Satisfiability and Validity in Propositional Logic Decision Procedures for Satisfiability and Validity in Propositional Logic Meghdad Ghari Institute for Research in Fundamental Sciences (IPM) School of Mathematics-Isfahan Branch Logic Group http://math.ipm.ac.ir/isfahan/logic-group.htm

More information

Temporal Formula Specifications of Asynchronous Control Module in Model Checking

Temporal Formula Specifications of Asynchronous Control Module in Model Checking Proceedings of the 6th WSEAS International Conference on Applied Computer Science, Tenerife, Canary Islands, Spain, December 16-18, 2006 214 Temporal Formula Specifications of Asynchronous Control Module

More information

SBMC : Symmetric Bounded Model Checking

SBMC : Symmetric Bounded Model Checking SBMC : Symmetric Bounded Model Checing Brahim NASRAOUI LIP2 and Faculty of Sciences of Tunis Campus Universitaire 2092 - El Manar Tunis Tunisia brahim.nasraoui@gmail.com Syrine AYADI LIP2 and Faculty of

More information

Principles of Sequential-Equivalence Verification

Principles of Sequential-Equivalence Verification Sequential-Equivalence Verification Principles of Sequential-Equivalence Verification Maher N. Mneimneh and Karem A. Sakallah University of Michigan Editor s note: This article is a general survey of conceptual

More information

On the Sizes of Decision Diagrams Representing the Set of All Parse Trees of a Context-free Grammar

On the Sizes of Decision Diagrams Representing the Set of All Parse Trees of a Context-free Grammar Proceedings of Machine Learning Research vol 73:153-164, 2017 AMBN 2017 On the Sizes of Decision Diagrams Representing the Set of All Parse Trees of a Context-free Grammar Kei Amii Kyoto University Kyoto

More information

USING SAT FOR COMBINATIONAL IMPLEMENTATION CHECKING. Liudmila Cheremisinova, Dmitry Novikov

USING SAT FOR COMBINATIONAL IMPLEMENTATION CHECKING. Liudmila Cheremisinova, Dmitry Novikov International Book Series "Information Science and Computing" 203 USING SAT FOR COMBINATIONAL IMPLEMENTATION CHECKING Liudmila Cheremisinova, Dmitry Novikov Abstract. The problem of checking whether a

More information

arxiv: v2 [cs.cc] 7 Mar 2015

arxiv: v2 [cs.cc] 7 Mar 2015 K. Khadiev WIDTH HIERARCHY FOR K-OBDD OF SMALL WIDTH Kazan Federal University, Russia E-mail address: kamilhadi@gmail.com arxiv:1502.04226v2 [cs.cc] 7 Mar 2015 Abstract. In this paper was explored well

More information

Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods

Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Sanjit A. Seshia and Randal E. Bryant Computer Science Department Carnegie Mellon University Verifying Timed Embedded Systems

More information

Symbolic Data Structure for sets of k-uples of integers

Symbolic Data Structure for sets of k-uples of integers Symbolic Data Structure for sets of k-uples of integers Pierre Ganty 1, Cédric Meuter 1, Laurent Van Begin 1, Gabriel Kalyon 1, Jean-François Raskin 1, and Giorgio Delzanno 2 1 Département d Informatique,

More information

Chapter 4: Computation tree logic

Chapter 4: Computation tree logic INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification

More information

Lecturecise 22 Weak monadic second-order theory of one successor (WS1S)

Lecturecise 22 Weak monadic second-order theory of one successor (WS1S) Lecturecise 22 Weak monadic second-order theory of one successor (WS1S) 2013 Reachability in the Heap Many programs manipulate linked data structures (lists, trees). To express many important properties

More information

The Separation Problem for Binary Decision Diagrams

The Separation Problem for Binary Decision Diagrams The Separation Problem for Binary Decision Diagrams J. N. Hooker Joint work with André Ciré Carnegie Mellon University ISAIM 2014 Separation Problem in Optimization Given a relaxation of an optimization

More information

Optimization Bounds from Binary Decision Diagrams

Optimization Bounds from Binary Decision Diagrams Optimization Bounds from Binary Decision Diagrams J. N. Hooker Joint work with David Bergman, André Ciré, Willem van Hoeve Carnegie Mellon University ICS 203 Binary Decision Diagrams BDDs historically

More information

A New 3-CNF Transformation by Parallel-Serial Graphs 1

A New 3-CNF Transformation by Parallel-Serial Graphs 1 A New 3-CNF Transformation by Parallel-Serial Graphs 1 Uwe Bubeck, Hans Kleine Büning University of Paderborn, Computer Science Institute, 33098 Paderborn, Germany Abstract For propositional formulas we

More information

Automatic verification of deontic interpreted systems by model checking via OBDD s

Automatic verification of deontic interpreted systems by model checking via OBDD s Automatic verification of deontic interpreted systems by model checking via OBDD s Franco Raimondi 1 and Alessio Lomuscio 1 Abstract. We present an algorithm for the verification of multiagent systems

More information

SFM-11:CONNECT Summer School, Bertinoro, June 2011

SFM-11:CONNECT Summer School, Bertinoro, June 2011 SFM-:CONNECT Summer School, Bertinoro, June 20 EU-FP7: CONNECT LSCITS/PSS VERIWARE Part 3 Markov decision processes Overview Lectures and 2: Introduction 2 Discrete-time Markov chains 3 Markov decision

More information

Binary Decision Diagrams

Binary Decision Diagrams Binary Decision Diagrams An Introduction and Some Applications Manas Thakur PACE Lab, IIT Madras Manas Thakur (IIT Madras) BDDs 1 / 25 Motivating Example Binary decision tree for a truth table Manas Thakur

More information

Quantum Multiple-Valued Decision Diagrams Containing Skipped Variables

Quantum Multiple-Valued Decision Diagrams Containing Skipped Variables Quantum Multiple-Valued Decision Diagrams Containing Skipped Variables DAVID Y. FEINSTEIN 1, MITCHELL A. THORNTON 1 Innoventions, Inc., 1045 Bissonnet Street, Houston, TX, USA Dept. of Computer Science

More information

Title. Citation Information Processing Letters, 112(16): Issue Date Doc URLhttp://hdl.handle.net/2115/ Type.

Title. Citation Information Processing Letters, 112(16): Issue Date Doc URLhttp://hdl.handle.net/2115/ Type. Title Counterexamples to the long-standing conjectur Author(s) Yoshinaka, Ryo; Kawahara, Jun; Denzumi, Shuhei Citation Information Processing Letters, 112(16): 636-6 Issue Date 2012-08-31 Doc URLhttp://hdl.handle.net/2115/50105

More information

Detecting Support-Reducing Bound Sets using Two-Cofactor Symmetries 1

Detecting Support-Reducing Bound Sets using Two-Cofactor Symmetries 1 3A-3 Detecting Support-Reducing Bound Sets using Two-Cofactor Symmetries 1 Jin S. Zhang Department of ECE Portland State University Portland, OR 97201 jinsong@ece.pdx.edu Malgorzata Chrzanowska-Jeske Department

More information

Optimal Metric Planning with State Sets in Automata Representation [3]

Optimal Metric Planning with State Sets in Automata Representation [3] Optimal Metric Planning with State Sets in Automata Representation [3] Björn Ulrich Borowsky Stefan Edelkamp Fakultät für Informatik, Technische Universität Dortmund, Germany 2008 (Slides by ) Goal and

More information

Binary Decision Diagrams

Binary Decision Diagrams Binary Decision Diagrams Binary Decision Diagrams (BDDs) are a class of graphs that can be used as data structure for compactly representing boolean functions. BDDs were introduced by R. Bryant in 1986.

More information

Logic Synthesis of EXOR Projected Sum of Products

Logic Synthesis of EXOR Projected Sum of Products Logic Synthesis of EXOR Projected Sum of Products Anna Bernasconi, Valentina Ciriani 2, and Roberto Cordone 2 Department of Computer Science, University of Pisa Italy, annab@di.unipi.it 2 DTI, University

More information

CS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics

CS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics CS256/Spring 2008 Lecture #11 Zohar Manna Beyond Temporal Logics Temporal logic expresses properties of infinite sequences of states, but there are interesting properties that cannot be expressed, e.g.,

More information

A brief history of model checking. Ken McMillan Cadence Berkeley Labs

A brief history of model checking. Ken McMillan Cadence Berkeley Labs A brief history of model checking Ken McMillan Cadence Berkeley Labs mcmillan@cadence.com Outline Part I -- Introduction to model checking Automatic formal verification of finite-state systems Applications

More information

Decision Diagrams for Discrete Optimization

Decision Diagrams for Discrete Optimization Decision Diagrams for Discrete Optimization Willem Jan van Hoeve Tepper School of Business Carnegie Mellon University www.andrew.cmu.edu/user/vanhoeve/mdd/ Acknowledgments: David Bergman, Andre Cire, Samid

More information

Formal Verification of Mobile Network Protocols

Formal Verification of Mobile Network Protocols Dipartimento di Informatica, Università di Pisa, Italy milazzo@di.unipi.it Pisa April 26, 2005 Introduction Modelling Systems Specifications Examples Algorithms Introduction Design validation ensuring

More information

From Monadic Second-Order Definable String Transformations to Transducers

From Monadic Second-Order Definable String Transformations to Transducers From Monadic Second-Order Definable String Transformations to Transducers Rajeev Alur 1 Antoine Durand-Gasselin 2 Ashutosh Trivedi 3 1 University of Pennsylvania 2 LIAFA, Université Paris Diderot 3 Indian

More information

On Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems

On Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems On Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems Extended abstract Andrzej Zbrzezny IMCS, Jan Długosz University in Częstochowa, Al. Armii Krajowej 13/15, 42-2

More information

Model Checking for Propositions CS477 Formal Software Dev Methods

Model Checking for Propositions CS477 Formal Software Dev Methods S477 Formal Software Dev Methods Elsa L Gunter 2112 S, UIU egunter@illinois.edu http://courses.engr.illinois.edu/cs477 Slides based in part on previous lectures by Mahesh Vishwanathan, and by Gul gha January

More information

Linear Temporal Logic and Büchi Automata

Linear Temporal Logic and Büchi Automata Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata

More information

Parallel Model Checking for Temporal Epistemic Logic

Parallel Model Checking for Temporal Epistemic Logic Parallel Model Checking for Temporal Epistemic Logic Marta Kwiatkowska 1 and Alessio Lomuscio 2 and Hongyang Qu 1 Abstract. We investigate the problem of the verification of multiagent systems by means

More information

DISTINGUISHABILITY RELATIONS BETWEEN INITIALIZED NONDETERMINISTIC FSMs. Nina Yevtushenko Tomsk State University, Russia April, 12, 2011

DISTINGUISHABILITY RELATIONS BETWEEN INITIALIZED NONDETERMINISTIC FSMs. Nina Yevtushenko Tomsk State University, Russia April, 12, 2011 DISTINGUISHABILITY RELATIONS BETWEEN INITIALIZED NONDETERMINISTIC FSMs Nina Yevtushenko Tomsk State University, Russia April, 12, 2011 Outline 1. Why do we need distinguishability relations? 2. External

More information

P P P NP-Hard: L is NP-hard if for all L NP, L L. Thus, if we could solve L in polynomial. Cook's Theorem and Reductions

P P P NP-Hard: L is NP-hard if for all L NP, L L. Thus, if we could solve L in polynomial. Cook's Theorem and Reductions Summary of the previous lecture Recall that we mentioned the following topics: P: is the set of decision problems (or languages) that are solvable in polynomial time. NP: is the set of decision problems

More information

TEL AVIV UNIVERSITY THE IBY AND ALADAR FLEISCHMAN FACULTY OF ENGINEERING Department of Electrical Engineering - Systems

TEL AVIV UNIVERSITY THE IBY AND ALADAR FLEISCHMAN FACULTY OF ENGINEERING Department of Electrical Engineering - Systems TEL AVIV UNIVERSITY THE IBY AND ALADAR FLEISCHMAN FACULTY OF ENGINEERING Department of Electrical Engineering - Systems ON THE EXPECTED CLASSIFICATION SPEED OF BOOLEAN FUNCTIONS Thesis submitted toward

More information

Chapter 0 Introduction. Fourth Academic Year/ Elective Course Electrical Engineering Department College of Engineering University of Salahaddin

Chapter 0 Introduction. Fourth Academic Year/ Elective Course Electrical Engineering Department College of Engineering University of Salahaddin Chapter 0 Introduction Fourth Academic Year/ Elective Course Electrical Engineering Department College of Engineering University of Salahaddin October 2014 Automata Theory 2 of 22 Automata theory deals

More information

Computational Logic. Davide Martinenghi. Spring Free University of Bozen-Bolzano. Computational Logic Davide Martinenghi (1/30)

Computational Logic. Davide Martinenghi. Spring Free University of Bozen-Bolzano. Computational Logic Davide Martinenghi (1/30) Computational Logic Davide Martinenghi Free University of Bozen-Bolzano Spring 2010 Computational Logic Davide Martinenghi (1/30) Propositional Logic - sequent calculus To overcome the problems of natural

More information

Propositional Fragments for Knowledge Compilation and Quantified Boolean Formulae

Propositional Fragments for Knowledge Compilation and Quantified Boolean Formulae 1/15 Propositional Fragments for Knowledge Compilation and Quantified Boolean Formulae Sylvie Coste-Marquis Daniel Le Berre Florian Letombe Pierre Marquis CRIL, CNRS FRE 2499 Lens, Université d Artois,

More information

Time-Bounding Needham-Schroeder Public Key Exchange Protocol

Time-Bounding Needham-Schroeder Public Key Exchange Protocol Time-Bounding Needham-Schroeder Public Key Exchange Protocol Max Kanovich, Queen Mary, University of London, UK University College London, UCL-CS, UK Tajana Ban Kirigin, University of Rijeka, HR Vivek

More information

Comp487/587 - Boolean Formulas

Comp487/587 - Boolean Formulas Comp487/587 - Boolean Formulas 1 Logic and SAT 1.1 What is a Boolean Formula Logic is a way through which we can analyze and reason about simple or complicated events. In particular, we are interested

More information

Tribhuvan University Institute of Science and Technology Micro Syllabus

Tribhuvan University Institute of Science and Technology Micro Syllabus Tribhuvan University Institute of Science and Technology Micro Syllabus Course Title: Discrete Structure Course no: CSC-152 Full Marks: 80+20 Credit hours: 3 Pass Marks: 32+8 Nature of course: Theory (3

More information

Combinational Equivalence Checking using Boolean Satisfiability and Binary Decision Diagrams

Combinational Equivalence Checking using Boolean Satisfiability and Binary Decision Diagrams Combinational Equivalence Checking using Boolean Satisfiability and Binary Decision Diagrams Sherief Reda Ashraf Salem Computer & Systems Eng. Dept. Mentor Graphics Egypt Ain Shams University Cairo, Egypt

More information

First Order Decision Diagrams for Relational MDPs

First Order Decision Diagrams for Relational MDPs To appear in IJCAI 27 First Order Decision Diagrams for Relational MDPs Chenggang Wang and Saket Joshi and Roni Khardon Department of Computer Science Tufts University 161 College Avenue Medford, MA 2155,

More information

Failure Diagnosis of Discrete-Time Stochastic Systems subject to Temporal Logic Correctness Requirements

Failure Diagnosis of Discrete-Time Stochastic Systems subject to Temporal Logic Correctness Requirements Failure Diagnosis of Discrete-Time Stochastic Systems subject to Temporal Logic Correctness Requirements Jun Chen, Student Member, IEEE and Ratnesh Kumar, Fellow, IEEE Dept. of Elec. & Comp. Eng., Iowa

More information

COMPUTER SCIENCE TRIPOS

COMPUTER SCIENCE TRIPOS CST0.2017.2.1 COMPUTER SCIENCE TRIPOS Part IA Thursday 8 June 2017 1.30 to 4.30 COMPUTER SCIENCE Paper 2 Answer one question from each of Sections A, B and C, and two questions from Section D. Submit the

More information

Revising Distributed UNITY Programs is NP-Complete

Revising Distributed UNITY Programs is NP-Complete Revising Distributed UNITY Programs is NP-Complete Borzoo Bonakdarpour and Sandeep S. Kulkarni Department of Computer Science and Engineering Michigan State University East Lansing, MI 48824, U.S.A. {borzoo,sandeep}@cse.msu.edu

More information

DECOMPOSITION OF PETRI NETS

DECOMPOSITION OF PETRI NETS Cybernetics and Systems Analysis, Vol. 40, No. 5, 2004 DECOMPOSITION OF PETRI NETS D. A. Zaitsev UDC 519.74 The problem of splitting any given Petri net into functional subnets is considered. The properties

More information

Analysis of Trivium Using Compressed Right Hand Side Equations

Analysis of Trivium Using Compressed Right Hand Side Equations 5.3 Analysis of Trivium Using Compressed Right Hand Side Equations 65 Analysis of Trivium Using Compressed Right Hand Side Equations Thorsten Ernst Schilling, Håvard Raddum thorsten.schilling@ii.uib.no,havard.raddum@ii.uib.no

More information

On Graphs with Characteristic Bounded-Width Functions

On Graphs with Characteristic Bounded-Width Functions On Graphs with Characteristic Bounded-Width Functions Daniel Sawitzki University of Dortmund, Computer Science 2 D-44221 Dortmund, Germany daniel.sawitzki@cs.uni-dortmund.de http://ls2-www.cs.uni-dortmund.de/~sawitzki/

More information

QuIDD-Optimised Quantum Algorithms

QuIDD-Optimised Quantum Algorithms QuIDD-Optimised Quantum Algorithms by S K University of York Computer science 3 rd year project Supervisor: Prof Susan Stepney 03/05/2004 1 Project Objectives Investigate the QuIDD optimisation techniques

More information

A binary decision diagram method for phased mission analysis of non-repairable systems

A binary decision diagram method for phased mission analysis of non-repairable systems Loughborough University Institutional Repository binary decision diagram method for phased mission analysis of non-repairable systems This item was submitted to Loughborough University's Institutional

More information

On the Relative Efficiency of DPLL and OBDDs with Axiom and Join

On the Relative Efficiency of DPLL and OBDDs with Axiom and Join On the Relative Efficiency of DPLL and OBDDs with Axiom and Join Matti Järvisalo University of Helsinki, Finland September 16, 2011 @ CP M. Järvisalo (U. Helsinki) DPLL and OBDDs September 16, 2011 @ CP

More information

Fast DQBF Refutation

Fast DQBF Refutation Fast DQBF Refutation Bernd Finkbeiner and Leander Tentrup Saarland University Abstract. Dependency Quantified Boolean Formulas (DQBF) extend QBF with Henkin quantifiers, which allow for non-linear dependencies

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. Overview Part 1 Gate

More information

Reversible Logic Synthesis with Output Permutation

Reversible Logic Synthesis with Output Permutation Please note: Methods introduced in this paper are availabe at www.revkit.org. Reversible Logic Synthesis with Output Permutation Robert Wille 1 Daniel Große 1 Gerhard W. Dueck 2 Rolf Drechsler 1 1 Institute

More information

First order logic on Galton-Watson trees

First order logic on Galton-Watson trees First order logic on Galton-Watson trees Moumanti Podder Georgia Institute of Technology Joint work with Joel Spencer January 9, 2018 Mathematics Seminar, Indian Institute of Science, Bangalore 1 / 20

More information

arxiv: v1 [cs.lo] 29 May 2014

arxiv: v1 [cs.lo] 29 May 2014 Under consideration for publication in Theory and Practice of Logic Programming 1 arxiv:1405.7739v1 [cs.lo] 29 May 2014 (Quantified) Horn Constraint Solving for Program Verification and Synthesis Andrey

More information

Finite and Algorithmic Model Theory II: Automata-Based Methods

Finite and Algorithmic Model Theory II: Automata-Based Methods Finite and Algorithmic Model Theory II: Automata-Based Methods Anuj Dawar University of Cambridge Computer Laboratory Simons Institute, 30 August 2016 Review We aim to develop tools for studying the expressive

More information

Computation Tree Logic

Computation Tree Logic Computation Tree Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE,

More information