IEEE C802.16e-04/264. IEEE Broadband Wireless Access Working Group <

Size: px
Start display at page:

Download "IEEE C802.16e-04/264. IEEE Broadband Wireless Access Working Group <http://ieee802.org/16>"

Transcription

1 I C82.6e-4/264 Project Title Date Submitted I 82.6 roadband Wireless Access Working Group < Irregular Structured DPC Codes Source(s) Victor Stolpman, Jianzhong (Charlie) Zhang, Nico van Waes Nokia 6 Connection Drive Irving, TX 7539 Voice: Fax: victor.stolpman@nokia.com, charlie.zhang@nokia.com, nico.vanwaes@nokia.com e: ecirculation ballot 4c (826-4/5) Abstract In this document, we describe a structured approach to irregular DPC code construction based on seed matrices that are expanded using permutation matrices for purposes of error correction control. These codes have small storage requirements with good block error rate performances over a wide range block sizes. Also described in this document is a structured approach to puncturing irregular DPC codes facilitate rate-compatibility without having to modify the connective net in the encoder or decoder while still offering a wide range of code rates for link optimization. This document, while a full description of DPC code construction by itself, currently contains no specific implementation language, as it is intended primarily as placeholder for ongoing harmonization efforts. Purpose Notice elease Adoption of proposed text as optional feature. This document has been prepared to assist I It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein. The contributor grants a free, irrevocable license to the I to incorporate material contained in this contribution, and any modifications thereof, in the creation of an I Standards publication; to copyright in the I s name any I Standards publication even though it may include portions of this contribution; and at the I s sole discretion to permit others to reproduce in whole or in part the resulting I Standards publication. The contributor also acknowledges and accepts that this contribution may be made public by I 82.6.

2 I C82.6e-4/264 Patent Policy and Procedures The contributor is familiar with the I 82.6 Patent Policy and Procedures < including the statement "I standards may include the known use of patent(s), including patent applications, provided the I receives assurance from the patent holder or applicant with respect to patents essential for compliance with both mandatory and optional portions of the standard." arly disclosure to the Working Group of patent information that might be relevant to the standard is essential to reduce the possibility for delays in the development process and increase the likelihood that the draft publication will be approved for publication. Please notify the Chair <mailto:chair@wirelessman.org> as early as possible, in written or electronic form, if patented technology (or technology under patent application) might be incorporated into a draft standard being developed within the I 82.6 Working Group. The Chair will disclose this notification via the I 82.6 web site <

3 I C82.6e-4/264 Irregular Structured DPC Codes Victor Stolpman, Jianzhong (Charlie) Zhang, Nico van Waes Nokia Introduction: Modern communication systems use Forward rror Correction (FC) codes in an attempt to convey information more reliably through channels with random events. One such FC error control system use ow-density Parity- Check (DPC) codes because of error correcting capabilities that rival the performance of the so-called Turbo- Codes and for their applicability over a wide range of statistical channels [,2,3]. In fact, some random irregular DPC constructions based on edge ensemble designs have error correcting capabilities measured in it rror ate () that are within.5d of the rate distorted Shannon limit for the AWGN channel [3]. Unfortunately, these random PDC code constructions require long codeword constructions (on the order of 6 to 7 bits) in order to achieve these error rates, and despite good performance, these random code constructions often have poor lock rror ate () performances. Hence, these random constructions do not lend themselves well to packet-based communication systems. Yet another disadvantage of random constructions based on edge distribution ensembles is for each codeword length another random construction is needed. Thus, communication systems employing variable block sizes (e.g. TCP/IP) would require multiple code definitions that could consume a significant about of non-volatile memory storage for a large combination of codeword lengths and code rates. An alternative to random DPC construction is structured DPC constructions that rely on a general algorithmic approach to constructing DPC matrices and require much less non-volatile memory than random constructions. Thus, the problem is to design irregular structured DPC codes that have good overall error performance (both and ) for a wide range of code rates and block sizes with attractive storage requirements. The result of such DPC codes is a better performing communication system with lower cost terminals. These factors make such a FC attractive for application over a wide range of products including but not limited to I82.6 and I82.n compliant products. Thus, this exact description below for DPC code construction succeeds at solving the above said problem while out performing competing solutions [4] in overall error performance for similar block sizes and iterations without the non-volatile memory requirements of randomly constructed codes. Seed Matrix, Spreading Matrices and the xpanded DPC Matrix: In this section, we describe and define the binary seed parity-check matrix H SD of dimension ( N SD KSD) NSD) with the code rate defined as K SD NSD. Simply, the seed matrix H SD is a starting matrix used to generate expanded DPC parity-check matrices H through a spreading process. In the Simulation esults section, we specifically define three seed matrices for code rates /2, 2/3, and 3/4 of dimensions ( 26 52), ( 2 6), and ( 56) 4 respectively that solves the earlier stated problem definition. Also it is important to note that these given seed matrices are nearly upper triangular, and as a result all expanded DPC matrices using these seeds in the following described approach will also have a nearly upper triangular construction that lend themselves well for encoding purposes (i.e. near linear encoding complexity with respect to codeword length) [5]. The purpose of these seed matrices is to identify the location and type of sub-matrices in the expanded DPC parity-check matrix H constructed from expanding H with a given set of spreading matrices where all SD 2

4 I C82.6e-4/264 elements of the set are of dimension ( N SPAD N SPAD ). The ones in HSD determine the location of submatrices in the expanded matrix H that contain a spreading matrix from the following set of matrices 2 { P, P, P, P, K P p } SPAD SPAD SPAD SPAD, SPAD where p is a positive prime integer (to be define specifically later), P SPAD denotes the all zeros matrix (i.e. P SPAD = where every matrix element is a zero), P SPAD = I is the identity matrix, P SPAD is a full-rank permutation matrix, we define The zeros in p p P = P P, and so on in like fashion up to P = ( P ). Specifically, 2 SPAD SPAD SPAD SPAD P SPAD here as the single circular-shift permutation matrix, e.g. for N = SPAD 5 P SPAD =. SPAD H SD indicate the location of the sub-matrix P SPAD = in the expanded matrix H. Thus, the ( N K) N where N = N SPAD NSD and K = N SPAD KSD with expanded DPC matrix H is of dimension ( ) sub-matrices consisting of permutation matrices of dimension ( N SPAD N SPAD ) raised to an exponential power from the set of {,,..., p, }, or simply in matrix form where F, j {,,..., p, } exponential matrix is P P H = P F, SPAD F2, SPAD M F( NSD KSD ), SPAD P P P F, 2 SPAD F2,2 SPAD M F( NSD KSD ),2 SPAD i for i,2,,( NSD KSD ) and is of same dimension as the O P P P F, NSD SPAD F2, NSD SPAD M F( NSD KSD ), NSD SPAD = K and j =,2, K, NSD. In matrix form, the final F, F,2 F, N SD F2, F2,2 F2, NSD F = M M O M F( ) ( ) ( ) NSD KSD, F NSD KSD,2 F NSD KSD, NSD H, ( N K ) N ) SD SD SD SD. The selection of the i j set {,,..., p, } uses HSD and is described further in the following section. F, matrix elements of the 3

5 I C82.6e-4/264 xponent Matrix Construction: Specifically, let p be defined as the smallest prime integer that satisfies both then define an interim exponent array matrix as where XPONNT i, j 2,2 3, = M = ( i )( j ) mod p. 2,3 3,2 4, M O 2,4 3,3 4,2 O 2,( NSD KSD ) 3,( NSD KSD ) 4,( NSD KSD 2) M ( NSD KSD + ), O NSD + 2 p and NSPAD p. We 2,( NSD + ) 3, NSD 4,( NSD ) M ( NSD KSD + ),( KSD + 2) Finally, we construct the exponential matrix F used in the expanded DPC matrix H by replacing each one in H with the corresponding matrix element (i.e. same row and column) in the interim exponent matrix SD XPONNT, and we replace each zero in SD when using modulo- p arithmetic in the construction of A Small Construction xample: For example purposes only, let and let H with. Thus, the elements of F belong to the set {,,..., p, } XPONNT. H = SD thus N SD = 6, P SPAD = thus N SPAD = 3, so p = is the smallest prime number that satisfies the specified conditions NSD + 2 p and N p Then, the interim and final exponent matrices as defined above are and the expanded DPC matrix is = XPONNT and F =, 3 8 SPAD. 4

6 I C82.6e-4/264 5 = H. Structured Puncturing: In this section, we introduce a seed puncture-degree sequence SD, d of dimension ( ) [ ] T d d d () () 2 (), SD = d where each element () i d indicates the degree of a variable node corresponding to a codeword element to be punctured in the code defined by SD H. We expand this seed puncture sequence to create an expanded puncture-degree sequence DG p of dimension ( ) ( ) SD N N that contain the variable-degrees corresponding to the columns of the expanded parity-check matrix H of dimension ( ) N K N ) ( = = SD SD 2 SD, DG N N N N T T p p p d p where each element i p indicates the degree of a variable node corresponding to a codeword element to be punctured in the expanded code defined by H and represents the Kronecker product. To offer more flexibility in degree selection, multiple seed sets can be used m SD, d of possible different dimensions ( ) m for m,m,2, = K [ ] T m m m m m d d d ) ( ) ( 2 ) (, SD = d for M m,,2, = K

7 I C82.6e-4/264 corresponding to the degrees to puncture in an intermediate expanded parity-check matrix H m of dimension m ( N K mn where N = m. Although there is no limit on the maximum value of m, it is ( ) SD SD ) SD SPAD desirable to keep storage costs low and hence keep M as a small number (in this report we have used m,2,3,4,5 ). { } p of dimension ( ) ) Then, the expanded puncture-degree sequence N mn DG m SD can be constructed in a similar fashion as above that contains the variable-degrees corresponding to the columns of the expanded paritycheck matrix H of dimension ( N K) N) where N mnsd is a positive integer. p T DG = d = SD [ d d d ] [ ] SD [ d d d d d d d d d ] = m m m = p T SD, m p 2 2 N mn p m m N mnsd N mn m N mnsd where each element p i indicates the degree of a variable node corresponding to a codeword element to be punctured in the expanded code defined by H. The degree-puncture sequence element v i has the degree i p DG is then mapped to variable node-puncture nodes v NOD where each i =,2, K, N mn, p for ( ) m SD p T DG v T NOD = v v 2 v mn mnsd where v i {,2, K, N} for mn i =,2, K, and elements from the set {,2, K, N} occur at most once with in mnsd the variable node puncture sequence v (i.e. cannot puncture the same codeword element twice). Although NOD further optimization can be done in the future, for this document the mapping approach used the very first variable-nodes (starting in the left most column of H and moving right) that have degrees corresponding to order of degree elements in p. DG 6

8 I C82.6e-4/264 In order to achieve a particular effective code rate from a mother code H of dimension (( N K) N), say K = N P we use the very first P elements of FF where P {,,2, K,( m N mnsd) } T NOD for m =,2, K, M, v (i.e. [ v v ] 2 v P ) to puncture code word elements. This nested structure to puncturing, reduces storage complexity and can achieve all the possible code rates, i.e. K K K K K FF,,, K,, N N N 2 K + K provided v NOD is long enough. y puncturing codeword elements, there is no need to change the connective net for multiple code rates given that the effective code rate is within the mother codes capability (i.e. implementation friendly). Of course, there is a useful range of code rates of which outside performance will suffer as with most punctured error correction codes. 7

9 I C82.6e-4/264 8 ate /2 Irregular Seed Parity-Check Matrix: = H SD,53

10 I C82.6e-4/264 9 ate 2/3 Irregular Seed Parity-Check Matrix: = H SD,6

11 I C82.6e-4/264 ate 3/4 Irregular Seed Parity-Check Matrix: H SD,56 =

12 I C82.6e-4/264 Simulation esults: The proposed codes are evaluated and compared with Samsung s structured codes [4]. The results are organized into two subsections. The first subsection includes the results for a minimal set of length n=52, rate r = /2 code, n =728, r=2/3 code and n = 234, r= 3/4 code. The second subsection includes the additional results required for the structured codes, including, r=/2, n=576, 728, 234 codes; r = 2/3, n= 576, 52, 234 codes and r = 3/4, n = 576, 52, 728 codes. All simulations used 5 iterations of the conventional Sum-Product- Algorithm (SPA). Since our current seed matrix sizes are not exact multiples of 48 (this can easily be changed in future version under this construction scheme) our codes do not match the above nominal code rates and block sizes at the same time. Instead, here we present two sets of codes with rates/code word lengths close to these nominal values. The first set matches the code rate requirement, and they are represented by the red curves in the plots. These are designed to match the nominal code rates at the expense of slightly longer or shorter codeword lengths. The other set matches the codeword length requirement, and they are represented by the black curves in the plots. These used a mother code exceeding the length requirement and punctured to match the nominal code word lengths while allowing for slightly higher deviations from the nominal code rate. At the end, additional simulation results for various punctured sets are included as to show demonstrate the ratecompatibilities of these codes. These sets are constructed via structured puncturing use an irregular structured mother code generated from the seed matrices and a puncture-degree sequence.

13 I C82.6e-4/264 Minimum Set of Simulations - Samsung length 52 code, ate.5 Nokia length 44 code, ate.5 Nokia length 52 code, ate b/no d Figure. Performance of n=52, r = /2 code. AWGN channel, PSK. - Samsung length 728 code, ate.667 Nokia length 78 code, ate.672 Nokia length 728 code, ate b/no d Figure 2. Performance of n=728, r = 2/3 code. AWGN channel, PSK. 2

14 I C82.6e-4/264 - Samsung length 234 code, ate.75 Nokia length 2296 code, ate.75 Nokia length 234 code, ate Additional Set of Simulations r = /2, n = 576, 728, b/no d Figure 3. Performance of n=234, r = 3/4 code. AWGN channel, PSK. - Samsung length 576 code, ate.5 Nokia length 572 code, ate.5 Nokia length 576 code, ate b/no d Figure 4. Performance of n=576, r = /2 code. AWGN channel, PSK. 3

15 I C82.6e-4/264 - Samsung length 728 code, ate.5 Nokia length 76 code, ate.5 Nokia length 728 code, ate b/no d Figure 5. Performance of n=728, r = /2 code. AWGN channel, PSK. - Samsung length 234 code, ate.5 Nokia length 2288 code, ate.5 Nokia length 234 code, ate b/no d r = 2/3, n = 576, 52, 234 Figure 6. Performance of n=234, r = /2 code. AWGN channel, PSK. 4

16 I C82.6e-4/264 - Samsung length 576 code, ate.667 Nokia length 6 code, ate.672 Nokia length 576 code, ate b/no d Figure 7. Performance of n=576, r = 2/3 code. AWGN channel, PSK. - Samsung length 52 code, ate.667 Nokia length 59 code, ate.672 Nokia length 52 code, ate b/no d Figure 8. Performance of n=52, r = 2/3 code. AWGN channel, PSK. 5

17 I C82.6e-4/264 - Samsung length 234 code, ate.667 Nokia length 238 code, ate.672 Nokia length 234 code, ate b/no d r = 3/4, n = 576, 52, 728 Figure 9. Performance of n=234, r = 2/3 code. AWGN channel, PSK. - Samsung length 576 code, ate.75 Nokia length 56 code, ate.75 Nokia length 576 code, ate b/no d Figure. Performance of n=576, r = 3/4 code. AWGN channel, PSK. 6

18 I C82.6e-4/264 - Samsung length 52 code, ate.75 Nokia length 2 code, ate.75 Nokia length 52 code, ate b/no d Figure. Performance of n=52, r = 3/4 code. AWGN channel, PSK. - Samsung length 728 code, ate.75 Nokia length 736 code, ate.75 Nokia length 728 code, ate b/no d Figure 2. Performance of n=728, r = 3/4 code. AWGN channel, PSK. 7

19 I C82.6e-4/264 ate-compatible Simulations: ate /2 Mother Code: sim punc output N234 M7 53Nokia45 5iters.mat ate.5, N=234, K=7 ate.527, N=222, K=7 ate.557, N=2, K=7 ate.59, N=98, K=7 ate.629, N=86, K=7 ate.672, N=742, K=7 ate.72, N=622, K=7 ate.779, N=52, K=7 ate.847, N=382, K=7 ate.927, N=262, K= b/no d Figure 3: ate /2 mother code using N SPAD = 45 and the following nested seed puncture-degree sequence. d = SD [,,,,,,,,,,,,5 4,, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 3, 2, 3, 2, 2, 2, 3, 3, 2, 3, 2, 2, 2, 3, 2, 3, 2, 3, 2, 2, 3, 2, 3, 2, 3, 2, T 2, 2, 3, 3, 2, 2, 2, 3, 2, 2, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3,,,2, 3, 2, 3, 2,,] 8

20 I C82.6e-4/264 ate 2/3 Mother Code xample: sim punc output N769 M58 6Nokia29 5iters.mat - -2 ate.672, N=769, K=89 ate.694, N=74, K=89 ate.77, N=658, K=89 ate.742, N=62, K=89 ate.769, N=546, K=89 ate.797, N=49, K=89 ate.829, N=435, K=89 ate.862, N=379, K=89 ate.899, N=323, K=89 ate.938, N=267, K= b/no d Figure 4: ate 2/3 mother code using N SPAD = 29 and the following nested seed puncture-degree sequence T d SD = [,, 3, 3, 3, 3, 3, 2, 3, 3, 2, 3, 3, 2, 2, 2, 2, ], 9

21 I C82.6e-4/264 ate 2/3 Mother Code xample: sim punc output N238 M76 6Nokia38 5iters.mat - -2 ate.672, N=238, K=558 ate.694, N=2245, K=558 ate.78, N=27, K=558 ate.743, N=297, K=558 ate.77, N=223, K=558 ate.799, N=95, K=558 ate.83, N=876, K=558 ate.865, N=82, K=558 ate.92, N=728, K=558 ate.942, N=654, K= b/no d Figure 5: ate 2/3 mother code using N SPAD = 38 and the following nested seed puncture-degree sequence T d SD = [,,, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 3, 2, 3, 3, 3, 2, 3, 3, 2, 3, 2, 2, 2, 2, 2, 2,,, 3],2 2

22 I C82.6e-4/264 ate 3/4 Mother Code xample: sim punc output N2352 M588 56Nokia42 5iters.mat - -2 ate.75, N=2352, K=764 ate.768, N=2297, K=764 ate.787, N=2242, K=764 ate.87, N=286, K=764 ate.828, N=23, K=764 ate.85, N=276, K=764 ate.873, N=22, K=764 ate.898, N=965, K=764 ate.924, N=9, K=764 ate.95, N=854, K= b/no d Figure 6: ate 3/4 mother code using N SPAD = 42 and the following nested seed puncture-degree sequence. d SD = [,3 T,,, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 3, 3, 2, 3, 3, 3, 2,, 2, 3, 2, 3, 2, 3, 2, 2, 2, 2, 2, 2,, 2] 2

23 I C82.6e-4/264 eferences: []. G. Gallager, ow-density parity-check codes, I Trans. Inform. Theory, vol. IT-8, pp.2-28, Jan [2] T. J. ichardson, M. A. Shokrollahi, and.. Urbanke, Design of Capacity Approaching Irregular ow-density Parity-Check Codes, I Transactions on Information Theory, vol. 47, pp , Feb. 2. [3] Sae-Young Chung, On the Construction of Some Capacity-Approaching Coding Schemes, PhD Dissertation, MIT, 2. [4] P. Joo, et al., DPC coding for OFDMA PHY, I C82.6d-4/86r, May 24. [5] T. J. ichardson and.. Urbanke, fficient ncoding of ow-density Parity-Check Codes, I Transactions on Information Theory, vol. 47, pp , Feb

IEEE C802.16a-02/66. IEEE Broadband Wireless Access Working Group <http://ieee802.org/16>

IEEE C802.16a-02/66. IEEE Broadband Wireless Access Working Group <http://ieee802.org/16> Project Title Date Submitted IEEE 802.16 Broadband Wireless Access Working Group Method for using non-squared QAM constellations 2002-05-23 Source(s) Re: Juan Alberto Torres VOCAL

More information

IEEE C802.16e-05/142 Project. IEEE Broadband Wireless Access Working Group <

IEEE C802.16e-05/142 Project. IEEE Broadband Wireless Access Working Group < Project IEEE 80.6 Broadband Wireless Access Working Group Title Date Submitted Per Stream Power Control in CQICH Enhanced Allocation IE 005-03-09 Source(s) Re: Xiangyang (Jeff) Zhuang

More information

IEEE C /058r3

IEEE C /058r3 Project Title IEEE 802.16 Broadband Wireless Access Working Group MAC support and the general structure of the Coexistence Protocol messages Date Submitted 2006-07-13 Source(s)

More information

IEEE Broadband Wireless Access Working Group <

IEEE Broadband Wireless Access Working Group < Project Title IEEE 80.6 Broadband Wireless Access Working Group LDPC coding for OFDMA PHY Date Submitted Source(s) 004-08-7 Brian Classon Yufei Blankenship Motorola Jerry Kim Gyubum

More information

IEEE C802.16e-05/084r4. IEEE Broadband Wireless Access Working Group <

IEEE C802.16e-05/084r4. IEEE Broadband Wireless Access Working Group < Project Title Date Submitted IEEE 80.16 Broadband Wireless Access Working Group A MAP IE for H-ARQ and SDMA Allocation in AAS Zone 005-01-6 Source(s) InSeok Hwang, Jaehee Cho, Seungj

More information

IEEE C802.16e-04/526r1. IEEE Broadband Wireless Access Working Group <

IEEE C802.16e-04/526r1. IEEE Broadband Wireless Access Working Group < 24--2 IEEE C826e-4/526r Project itle IEEE 826 Broadand Wireless Access Woring Group LDPC coding for OFDMA PHY Date Sumitted Source(s) 24--2 Brian Classon Yufei Blanenship Motorola

More information

IEEE C802.16e-05/084r1. IEEE Broadband Wireless Access Working Group <

IEEE C802.16e-05/084r1. IEEE Broadband Wireless Access Working Group < Project Title Date Submitted IEEE 80.16 Broadband Wireless Access Working Group A MAP IE for H-ARQ and SDMA Allocation in AAS Zone 005-01-184 Source(s) InSeok Hwang, Jaehee Cho,

More information

IEEE Broadband Wireless Access Working Group <

IEEE Broadband Wireless Access Working Group < 2003-12-29 EE 802.16d-03/84r1 Project Title Date Submitted EE 802.16 Broadband Wireless Access Working Group Proposal on DLFP Format Change for 802.16 OFDM 2003-12-29 Source(s)

More information

IEEE Working Group on Mobile Broadband Wireless Access. <http://grouper.ieee.org/groups/802/20/>

IEEE Working Group on Mobile Broadband Wireless Access. <http://grouper.ieee.org/groups/802/20/> C802.20-07/35 Project IEEE 802.20 Working Group on Mobile Broadband Wireless Access Title Date Submitted Practice letter ballot 2 comment LDPC harmonized text from

More information

TX Diversity with Array-Interference Gain Date:

TX Diversity with Array-Interference Gain Date: TX Diversity with Array-Interference Gain Date: 2013-09-18 Name Company Address Phone email Gabriel Villardi NICT 3-4 Hikarion-Oka, Yokosuka, Japan +81-46-847-5438 gpvillardi@nict.go.jp Pin-Hsun Lin NICT

More information

Performance Analysis and Code Optimization of Low Density Parity-Check Codes on Rayleigh Fading Channels

Performance Analysis and Code Optimization of Low Density Parity-Check Codes on Rayleigh Fading Channels Performance Analysis and Code Optimization of Low Density Parity-Check Codes on Rayleigh Fading Channels Jilei Hou, Paul H. Siegel and Laurence B. Milstein Department of Electrical and Computer Engineering

More information

Constructions of Nonbinary Quasi-Cyclic LDPC Codes: A Finite Field Approach

Constructions of Nonbinary Quasi-Cyclic LDPC Codes: A Finite Field Approach Constructions of Nonbinary Quasi-Cyclic LDPC Codes: A Finite Field Approach Shu Lin, Shumei Song, Lan Lan, Lingqi Zeng and Ying Y Tai Department of Electrical & Computer Engineering University of California,

More information

Construction of low complexity Array based Quasi Cyclic Low density parity check (QC-LDPC) codes with low error floor

Construction of low complexity Array based Quasi Cyclic Low density parity check (QC-LDPC) codes with low error floor Construction of low complexity Array based Quasi Cyclic Low density parity check (QC-LDPC) codes with low error floor Pravin Salunkhe, Prof D.P Rathod Department of Electrical Engineering, Veermata Jijabai

More information

IEEE C80216m-09/0079r1

IEEE C80216m-09/0079r1 Project IEEE 802.16 Broadband Wireless Access Working Group Title Efficient Demodulators for the DSTTD Scheme Date 2009-01-05 Submitted M. A. Khojastepour Ron Porat Source(s) NEC

More information

IEEE Broadband Wireless Access Working Group <

IEEE Broadband Wireless Access Working Group < Project Title IEEE 802.6 Broadband Wireless Access Working Group Codebook based pre-coding MIMO Date Submitted Source(s) 2008-05-05 Jaewan Kim, Wookbong Lee, Bin-chul Ihm Voice:

More information

Iterative Encoding of Low-Density Parity-Check Codes

Iterative Encoding of Low-Density Parity-Check Codes Iterative Encoding of Low-Density Parity-Check Codes David Haley, Alex Grant and John Buetefuer Institute for Telecommunications Research University of South Australia Mawson Lakes Blvd Mawson Lakes SA

More information

Introduction to Low-Density Parity Check Codes. Brian Kurkoski

Introduction to Low-Density Parity Check Codes. Brian Kurkoski Introduction to Low-Density Parity Check Codes Brian Kurkoski kurkoski@ice.uec.ac.jp Outline: Low Density Parity Check Codes Review block codes History Low Density Parity Check Codes Gallager s LDPC code

More information

Practical Polar Code Construction Using Generalised Generator Matrices

Practical Polar Code Construction Using Generalised Generator Matrices Practical Polar Code Construction Using Generalised Generator Matrices Berksan Serbetci and Ali E. Pusane Department of Electrical and Electronics Engineering Bogazici University Istanbul, Turkey E-mail:

More information

An Introduction to Low Density Parity Check (LDPC) Codes

An Introduction to Low Density Parity Check (LDPC) Codes An Introduction to Low Density Parity Check (LDPC) Codes Jian Sun jian@csee.wvu.edu Wireless Communication Research Laboratory Lane Dept. of Comp. Sci. and Elec. Engr. West Virginia University June 3,

More information

ECEN 655: Advanced Channel Coding

ECEN 655: Advanced Channel Coding ECEN 655: Advanced Channel Coding Course Introduction Henry D. Pfister Department of Electrical and Computer Engineering Texas A&M University ECEN 655: Advanced Channel Coding 1 / 19 Outline 1 History

More information

Rate-Compatible Low Density Parity Check Codes for Capacity-Approaching ARQ Schemes in Packet Data Communications

Rate-Compatible Low Density Parity Check Codes for Capacity-Approaching ARQ Schemes in Packet Data Communications Rate-Compatible Low Density Parity Check Codes for Capacity-Approaching ARQ Schemes in Packet Data Communications Jing Li (Tiffany) Electrical Engineering Dept, Texas A&M University College Station, TX

More information

Lecture 4 : Introduction to Low-density Parity-check Codes

Lecture 4 : Introduction to Low-density Parity-check Codes Lecture 4 : Introduction to Low-density Parity-check Codes LDPC codes are a class of linear block codes with implementable decoders, which provide near-capacity performance. History: 1. LDPC codes were

More information

Low-density parity-check codes

Low-density parity-check codes Low-density parity-check codes From principles to practice Dr. Steve Weller steven.weller@newcastle.edu.au School of Electrical Engineering and Computer Science The University of Newcastle, Callaghan,

More information

Time-invariant LDPC convolutional codes

Time-invariant LDPC convolutional codes Time-invariant LDPC convolutional codes Dimitris Achlioptas, Hamed Hassani, Wei Liu, and Rüdiger Urbanke Department of Computer Science, UC Santa Cruz, USA Email: achlioptas@csucscedu Department of Computer

More information

Codes for Partially Stuck-at Memory Cells

Codes for Partially Stuck-at Memory Cells 1 Codes for Partially Stuck-at Memory Cells Antonia Wachter-Zeh and Eitan Yaakobi Department of Computer Science Technion Israel Institute of Technology, Haifa, Israel Email: {antonia, yaakobi@cs.technion.ac.il

More information

Turbo Codes are Low Density Parity Check Codes

Turbo Codes are Low Density Parity Check Codes Turbo Codes are Low Density Parity Check Codes David J. C. MacKay July 5, 00 Draft 0., not for distribution! (First draft written July 5, 998) Abstract Turbo codes and Gallager codes (also known as low

More information

Structured Low-Density Parity-Check Codes: Algebraic Constructions

Structured Low-Density Parity-Check Codes: Algebraic Constructions Structured Low-Density Parity-Check Codes: Algebraic Constructions Shu Lin Department of Electrical and Computer Engineering University of California, Davis Davis, California 95616 Email:shulin@ece.ucdavis.edu

More information

Construction of LDPC codes

Construction of LDPC codes Construction of LDPC codes Telecommunications Laboratory Alex Balatsoukas-Stimming Technical University of Crete July 1, 2009 Telecommunications Laboratory (TUC) Construction of LDPC codes July 1, 2009

More information

On Turbo-Schedules for LDPC Decoding

On Turbo-Schedules for LDPC Decoding On Turbo-Schedules for LDPC Decoding Alexandre de Baynast, Predrag Radosavljevic, Victor Stolpman, Joseph R. Cavallaro, Ashutosh Sabharwal Department of Electrical and Computer Engineering Rice University,

More information

Lower Bounds on the Graphical Complexity of Finite-Length LDPC Codes

Lower Bounds on the Graphical Complexity of Finite-Length LDPC Codes Lower Bounds on the Graphical Complexity of Finite-Length LDPC Codes Igal Sason Department of Electrical Engineering Technion - Israel Institute of Technology Haifa 32000, Israel 2009 IEEE International

More information

LDPC Codes. Slides originally from I. Land p.1

LDPC Codes. Slides originally from I. Land p.1 Slides originally from I. Land p.1 LDPC Codes Definition of LDPC Codes Factor Graphs to use in decoding Decoding for binary erasure channels EXIT charts Soft-Output Decoding Turbo principle applied to

More information

ECC for NAND Flash. Osso Vahabzadeh. TexasLDPC Inc. Flash Memory Summit 2017 Santa Clara, CA 1

ECC for NAND Flash. Osso Vahabzadeh. TexasLDPC Inc. Flash Memory Summit 2017 Santa Clara, CA 1 ECC for NAND Flash Osso Vahabzadeh TexasLDPC Inc. 1 Overview Why Is Error Correction Needed in Flash Memories? Error Correction Codes Fundamentals Low-Density Parity-Check (LDPC) Codes LDPC Encoding and

More information

LDPC Codes. Intracom Telecom, Peania

LDPC Codes. Intracom Telecom, Peania LDPC Codes Alexios Balatsoukas-Stimming and Athanasios P. Liavas Technical University of Crete Dept. of Electronic and Computer Engineering Telecommunications Laboratory December 16, 2011 Intracom Telecom,

More information

Quasi-cyclic Low Density Parity Check codes with high girth

Quasi-cyclic Low Density Parity Check codes with high girth Quasi-cyclic Low Density Parity Check codes with high girth, a work with Marta Rossi, Richard Bresnan, Massimilliano Sala Summer Doctoral School 2009 Groebner bases, Geometric codes and Order Domains Dept

More information

Quasi-Cyclic Asymptotically Regular LDPC Codes

Quasi-Cyclic Asymptotically Regular LDPC Codes 2010 IEEE Information Theory Workshop - ITW 2010 Dublin Quasi-Cyclic Asymptotically Regular LDPC Codes David G. M. Mitchell, Roxana Smarandache, Michael Lentmaier, and Daniel J. Costello, Jr. Dept. of

More information

Low-density parity-check (LDPC) codes

Low-density parity-check (LDPC) codes Low-density parity-check (LDPC) codes Performance similar to turbo codes Do not require long interleaver to achieve good performance Better block error performance Error floor occurs at lower BER Decoding

More information

Decoding of LDPC codes with binary vector messages and scalable complexity

Decoding of LDPC codes with binary vector messages and scalable complexity Downloaded from vbn.aau.dk on: marts 7, 019 Aalborg Universitet Decoding of LDPC codes with binary vector messages and scalable complexity Lechner, Gottfried; Land, Ingmar; Rasmussen, Lars Published in:

More information

An algorithm to improve the error rate performance of Accumulate-Repeat-Accumulate codes Tae-Ui Kim

An algorithm to improve the error rate performance of Accumulate-Repeat-Accumulate codes Tae-Ui Kim An algorithm to improve the error rate performance of Accumulate-Repeat-Accumulate codes Tae-Ui Kim The Graduate School Yonsei University Department of Electrical and Electronic Engineering An algorithm

More information

Design of Non-Binary Quasi-Cyclic LDPC Codes by Absorbing Set Removal

Design of Non-Binary Quasi-Cyclic LDPC Codes by Absorbing Set Removal Design of Non-Binary Quasi-Cyclic LDPC Codes by Absorbing Set Removal Behzad Amiri Electrical Eng. Department University of California, Los Angeles Los Angeles, USA Email: amiri@ucla.edu Jorge Arturo Flores

More information

Graph-based codes for flash memory

Graph-based codes for flash memory 1/28 Graph-based codes for flash memory Discrete Mathematics Seminar September 3, 2013 Katie Haymaker Joint work with Professor Christine Kelley University of Nebraska-Lincoln 2/28 Outline 1 Background

More information

Making Error Correcting Codes Work for Flash Memory

Making Error Correcting Codes Work for Flash Memory Making Error Correcting Codes Work for Flash Memory Part I: Primer on ECC, basics of BCH and LDPC codes Lara Dolecek Laboratory for Robust Information Systems (LORIS) Center on Development of Emerging

More information

Convergence analysis for a class of LDPC convolutional codes on the erasure channel

Convergence analysis for a class of LDPC convolutional codes on the erasure channel Convergence analysis for a class of LDPC convolutional codes on the erasure channel Sridharan, Arvind; Lentmaier, Michael; Costello Jr., Daniel J.; Zigangirov, Kamil Published in: [Host publication title

More information

LDPC codes based on Steiner quadruple systems and permutation matrices

LDPC codes based on Steiner quadruple systems and permutation matrices Fourteenth International Workshop on Algebraic and Combinatorial Coding Theory September 7 13, 2014, Svetlogorsk (Kaliningrad region), Russia pp. 175 180 LDPC codes based on Steiner quadruple systems and

More information

LDPC Decoder LLR Stopping Criterion

LDPC Decoder LLR Stopping Criterion International Conference on Innovative Trends in Electronics Communication and Applications 1 International Conference on Innovative Trends in Electronics Communication and Applications 2015 [ICIECA 2015]

More information

Construction of Protographs for QC LDPC Codes With Girth Larger Than 12 1

Construction of Protographs for QC LDPC Codes With Girth Larger Than 12 1 Construction of Protographs for QC LDPC Codes With Girth Larger Than 12 1 Sunghwan Kim, Jong-Seon No School of Electrical Eng. & Com. Sci. Seoul National University, Seoul, Korea Email: {nodoubt, jsno}@snu.ac.kr

More information

Exact Probability of Erasure and a Decoding Algorithm for Convolutional Codes on the Binary Erasure Channel

Exact Probability of Erasure and a Decoding Algorithm for Convolutional Codes on the Binary Erasure Channel Exact Probability of Erasure and a Decoding Algorithm for Convolutional Codes on the Binary Erasure Channel Brian M. Kurkoski, Paul H. Siegel, and Jack K. Wolf Department of Electrical and Computer Engineering

More information

Girth Analysis of Polynomial-Based Time-Invariant LDPC Convolutional Codes

Girth Analysis of Polynomial-Based Time-Invariant LDPC Convolutional Codes IWSSIP 212, 11-13 April 212, Vienna, Austria ISBN 978-3-2-2328-4 Girth Analysis of Polynomial-Based Time-Invariant LDPC Convolutional Codes Hua Zhou and Norbert Goertz Institute of Telecommunications Vienna

More information

Lecture 12. Block Diagram

Lecture 12. Block Diagram Lecture 12 Goals Be able to encode using a linear block code Be able to decode a linear block code received over a binary symmetric channel or an additive white Gaussian channel XII-1 Block Diagram Data

More information

On Generalized EXIT Charts of LDPC Code Ensembles over Binary-Input Output-Symmetric Memoryless Channels

On Generalized EXIT Charts of LDPC Code Ensembles over Binary-Input Output-Symmetric Memoryless Channels 2012 IEEE International Symposium on Information Theory Proceedings On Generalied EXIT Charts of LDPC Code Ensembles over Binary-Input Output-Symmetric Memoryless Channels H Mamani 1, H Saeedi 1, A Eslami

More information

Convolutional Codes. Telecommunications Laboratory. Alex Balatsoukas-Stimming. Technical University of Crete. November 6th, 2008

Convolutional Codes. Telecommunications Laboratory. Alex Balatsoukas-Stimming. Technical University of Crete. November 6th, 2008 Convolutional Codes Telecommunications Laboratory Alex Balatsoukas-Stimming Technical University of Crete November 6th, 2008 Telecommunications Laboratory (TUC) Convolutional Codes November 6th, 2008 1

More information

THIS paper provides a general technique for constructing

THIS paper provides a general technique for constructing Protograph-Based Raptor-Like LDPC Codes for the Binary Erasure Channel Kasra Vakilinia Department of Electrical Engineering University of California, Los Angeles Los Angeles, California 90024 Email: vakiliniak@ucla.edu

More information

Performance Comparison of LDPC Codes Generated With Various Code-Construction Methods

Performance Comparison of LDPC Codes Generated With Various Code-Construction Methods Performance Comparison of LDPC Codes Generated With Various Code-Construction Methods Zsolt Polgar, Florin rdelean, Mihaly Varga, Vasile Bota bstract Finding good LDPC codes for high speed mobile transmissions

More information

Coding on a Trellis: Convolutional Codes

Coding on a Trellis: Convolutional Codes .... Coding on a Trellis: Convolutional Codes Telecommunications Laboratory Alex Balatsoukas-Stimming Technical University of Crete November 6th, 2008 Telecommunications Laboratory (TUC) Coding on a Trellis:

More information

On Bit Error Rate Performance of Polar Codes in Finite Regime

On Bit Error Rate Performance of Polar Codes in Finite Regime On Bit Error Rate Performance of Polar Codes in Finite Regime A. Eslami and H. Pishro-Nik Abstract Polar codes have been recently proposed as the first low complexity class of codes that can provably achieve

More information

RCA Analysis of the Polar Codes and the use of Feedback to aid Polarization at Short Blocklengths

RCA Analysis of the Polar Codes and the use of Feedback to aid Polarization at Short Blocklengths RCA Analysis of the Polar Codes and the use of Feedback to aid Polarization at Short Blocklengths Kasra Vakilinia, Dariush Divsalar*, and Richard D. Wesel Department of Electrical Engineering, University

More information

Some Goodness Properties of LDA Lattices

Some Goodness Properties of LDA Lattices Some Goodness Properties of LDA Lattices Shashank Vatedka and Navin Kashyap {shashank,nkashyap}@eceiiscernetin Department of ECE Indian Institute of Science Bangalore, India Information Theory Workshop

More information

Construction and Performance Evaluation of QC-LDPC Codes over Finite Fields

Construction and Performance Evaluation of QC-LDPC Codes over Finite Fields MEE10:83 Construction and Performance Evaluation of QC-LDPC Codes over Finite Fields Ihsan Ullah Sohail Noor This thesis is presented as part of the Degree of Master of Sciences in Electrical Engineering

More information

Codes on Graphs. Telecommunications Laboratory. Alex Balatsoukas-Stimming. Technical University of Crete. November 27th, 2008

Codes on Graphs. Telecommunications Laboratory. Alex Balatsoukas-Stimming. Technical University of Crete. November 27th, 2008 Codes on Graphs Telecommunications Laboratory Alex Balatsoukas-Stimming Technical University of Crete November 27th, 2008 Telecommunications Laboratory (TUC) Codes on Graphs November 27th, 2008 1 / 31

More information

IEEE Working Group on Mobile Broadband Wireless Access. Proposal of the Basic Fading Channel Model for the Link Level Simulation

IEEE Working Group on Mobile Broadband Wireless Access. Proposal of the Basic Fading Channel Model for the Link Level Simulation Project IEEE 802.20 Working Group on Mobile Broadband Wireless Access Title Date Submitted Proposal of the Basic Fading Channel Model for the Link Level Simulation

More information

Analysis of Absorbing Sets and Fully Absorbing Sets of Array-Based LDPC Codes

Analysis of Absorbing Sets and Fully Absorbing Sets of Array-Based LDPC Codes Analysis of Absorbing Sets and Fully Absorbing Sets of Array-Based LDPC Codes Lara Dolecek, Zhengya Zhang, Venkat Anantharam, Martin J. Wainwright, and Borivoje Nikolić dolecek@mit.edu; {zyzhang,ananth,wainwrig,bora}@eecs.berkeley.edu

More information

Codes designed via algebraic lifts of graphs

Codes designed via algebraic lifts of graphs p./40 Codes designed via algebraic lifts of graphs Clemson Mini-Conference on Discrete Mathematics Oct. 3, 2008. Christine A. Kelley Department of Mathematics University of Nebraska-Lincoln email: ckelley2@math.unl.edu

More information

ON THE MINIMUM DISTANCE OF NON-BINARY LDPC CODES. Advisor: Iryna Andriyanova Professor: R.. udiger Urbanke

ON THE MINIMUM DISTANCE OF NON-BINARY LDPC CODES. Advisor: Iryna Andriyanova Professor: R.. udiger Urbanke ON THE MINIMUM DISTANCE OF NON-BINARY LDPC CODES RETHNAKARAN PULIKKOONATTU ABSTRACT. Minimum distance is an important parameter of a linear error correcting code. For improved performance of binary Low

More information

Trapping Set Enumerators for Specific LDPC Codes

Trapping Set Enumerators for Specific LDPC Codes Trapping Set Enumerators for Specific LDPC Codes Shadi Abu-Surra Samsung Telecommunications America 1301 E. Lookout Dr. Richardson TX 75082 Email: sasurra@sta.samsung.com David DeClercq ETIS ENSEA/UCP/CNRS

More information

Chapter 7 Reed Solomon Codes and Binary Transmission

Chapter 7 Reed Solomon Codes and Binary Transmission Chapter 7 Reed Solomon Codes and Binary Transmission 7.1 Introduction Reed Solomon codes named after Reed and Solomon [9] following their publication in 1960 have been used together with hard decision

More information

Spatially Coupled LDPC Codes

Spatially Coupled LDPC Codes Spatially Coupled LDPC Codes Kenta Kasai Tokyo Institute of Technology 30 Aug, 2013 We already have very good codes. Efficiently-decodable asymptotically capacity-approaching codes Irregular LDPC Codes

More information

Constructing Polar Codes Using Iterative Bit-Channel Upgrading. Arash Ghayoori. B.Sc., Isfahan University of Technology, 2011

Constructing Polar Codes Using Iterative Bit-Channel Upgrading. Arash Ghayoori. B.Sc., Isfahan University of Technology, 2011 Constructing Polar Codes Using Iterative Bit-Channel Upgrading by Arash Ghayoori B.Sc., Isfahan University of Technology, 011 A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree

More information

Tightened Upper Bounds on the ML Decoding Error Probability of Binary Linear Block Codes and Applications

Tightened Upper Bounds on the ML Decoding Error Probability of Binary Linear Block Codes and Applications on the ML Decoding Error Probability of Binary Linear Block Codes and Moshe Twitto Department of Electrical Engineering Technion-Israel Institute of Technology Haifa 32000, Israel Joint work with Igal

More information

Lecture 4: Linear Codes. Copyright G. Caire 88

Lecture 4: Linear Codes. Copyright G. Caire 88 Lecture 4: Linear Codes Copyright G. Caire 88 Linear codes over F q We let X = F q for some prime power q. Most important case: q =2(binary codes). Without loss of generality, we may represent the information

More information

Message-Passing Decoding for Low-Density Parity-Check Codes Harish Jethanandani and R. Aravind, IIT Madras

Message-Passing Decoding for Low-Density Parity-Check Codes Harish Jethanandani and R. Aravind, IIT Madras Message-Passing Decoding for Low-Density Parity-Check Codes Harish Jethanandani and R. Aravind, IIT Madras e-mail: hari_jethanandani@yahoo.com Abstract Low-density parity-check (LDPC) codes are discussed

More information

Slepian-Wolf Code Design via Source-Channel Correspondence

Slepian-Wolf Code Design via Source-Channel Correspondence Slepian-Wolf Code Design via Source-Channel Correspondence Jun Chen University of Illinois at Urbana-Champaign Urbana, IL 61801, USA Email: junchen@ifpuiucedu Dake He IBM T J Watson Research Center Yorktown

More information

An Introduction to Low-Density Parity-Check Codes

An Introduction to Low-Density Parity-Check Codes An Introduction to Low-Density Parity-Check Codes Paul H. Siegel Electrical and Computer Engineering University of California, San Diego 5/ 3/ 7 Copyright 27 by Paul H. Siegel Outline Shannon s Channel

More information

Integrated Code Design for a Joint Source and Channel LDPC Coding Scheme

Integrated Code Design for a Joint Source and Channel LDPC Coding Scheme Integrated Code Design for a Joint Source and Channel LDPC Coding Scheme Hsien-Ping Lin Shu Lin and Khaled Abdel-Ghaffar Department of Electrical and Computer Engineering University of California Davis

More information

Random Redundant Soft-In Soft-Out Decoding of Linear Block Codes

Random Redundant Soft-In Soft-Out Decoding of Linear Block Codes Random Redundant Soft-In Soft-Out Decoding of Linear Block Codes Thomas R. Halford and Keith M. Chugg Communication Sciences Institute University of Southern California Los Angeles, CA 90089-2565 Abstract

More information

Distributed Arithmetic Coding

Distributed Arithmetic Coding Distributed Arithmetic Coding Marco Grangetto, Member, IEEE, Enrico Magli, Member, IEEE, Gabriella Olmo, Senior Member, IEEE Abstract We propose a distributed binary arithmetic coder for Slepian-Wolf coding

More information

NAME... Soc. Sec. #... Remote Location... (if on campus write campus) FINAL EXAM EE568 KUMAR. Sp ' 00

NAME... Soc. Sec. #... Remote Location... (if on campus write campus) FINAL EXAM EE568 KUMAR. Sp ' 00 NAME... Soc. Sec. #... Remote Location... (if on campus write campus) FINAL EXAM EE568 KUMAR Sp ' 00 May 3 OPEN BOOK exam (students are permitted to bring in textbooks, handwritten notes, lecture notes

More information

Construction of Type-II QC LDPC Codes Based on Perfect Cyclic Difference Set

Construction of Type-II QC LDPC Codes Based on Perfect Cyclic Difference Set Chinese Journal of Electronics Vol24, No1, Jan 2015 Construction of Type-II QC LDPC Codes Based on Perfect Cyclic Difference Set ZHANG Lijun 1,LIBing 2 and CHENG Leelung 3 (1 School of Electronic and Information

More information

Physical Layer and Coding

Physical Layer and Coding Physical Layer and Coding Muriel Médard Professor EECS Overview A variety of physical media: copper, free space, optical fiber Unified way of addressing signals at the input and the output of these media:

More information

Run-length & Entropy Coding. Redundancy Removal. Sampling. Quantization. Perform inverse operations at the receiver EEE

Run-length & Entropy Coding. Redundancy Removal. Sampling. Quantization. Perform inverse operations at the receiver EEE General e Image Coder Structure Motion Video x(s 1,s 2,t) or x(s 1,s 2 ) Natural Image Sampling A form of data compression; usually lossless, but can be lossy Redundancy Removal Lossless compression: predictive

More information

Fountain Uncorrectable Sets and Finite-Length Analysis

Fountain Uncorrectable Sets and Finite-Length Analysis Fountain Uncorrectable Sets and Finite-Length Analysis Wen Ji 1, Bo-Wei Chen 2, and Yiqiang Chen 1 1 Beijing Key Laboratory of Mobile Computing and Pervasive Device Institute of Computing Technology, Chinese

More information

Introduction to Convolutional Codes, Part 1

Introduction to Convolutional Codes, Part 1 Introduction to Convolutional Codes, Part 1 Frans M.J. Willems, Eindhoven University of Technology September 29, 2009 Elias, Father of Coding Theory Textbook Encoder Encoder Properties Systematic Codes

More information

Optimal Rate and Maximum Erasure Probability LDPC Codes in Binary Erasure Channel

Optimal Rate and Maximum Erasure Probability LDPC Codes in Binary Erasure Channel Optimal Rate and Maximum Erasure Probability LDPC Codes in Binary Erasure Channel H. Tavakoli Electrical Engineering Department K.N. Toosi University of Technology, Tehran, Iran tavakoli@ee.kntu.ac.ir

More information

Advances in Error Control Strategies for 5G

Advances in Error Control Strategies for 5G Advances in Error Control Strategies for 5G Jörg Kliewer The Elisha Yegal Bar-Ness Center For Wireless Communications And Signal Processing Research 5G Requirements [Nokia Networks: Looking ahead to 5G.

More information

2 Information transmission is typically corrupted by noise during transmission. Various strategies have been adopted for reducing or eliminating the n

2 Information transmission is typically corrupted by noise during transmission. Various strategies have been adopted for reducing or eliminating the n Finite size eects and error-free communication in Gaussian channels Ido Kanter and David Saad # Minerva Center and Department of Physics, Bar-Ilan University, Ramat-Gan 52900, Israel. # The Neural Computing

More information

UTA EE5362 PhD Diagnosis Exam (Spring 2011)

UTA EE5362 PhD Diagnosis Exam (Spring 2011) EE5362 Spring 2 PhD Diagnosis Exam ID: UTA EE5362 PhD Diagnosis Exam (Spring 2) Instructions: Verify that your exam contains pages (including the cover shee. Some space is provided for you to show your

More information

Error Floors of LDPC Coded BICM

Error Floors of LDPC Coded BICM Electrical and Computer Engineering Conference Papers, Posters and Presentations Electrical and Computer Engineering 2007 Error Floors of LDPC Coded BICM Aditya Ramamoorthy Iowa State University, adityar@iastate.edu

More information

Code design: Computer search

Code design: Computer search Code design: Computer search Low rate codes Represent the code by its generator matrix Find one representative for each equivalence class of codes Permutation equivalences? Do NOT try several generator

More information

Low Density Parity Check (LDPC) Codes and the Need for Stronger ECC. August 2011 Ravi Motwani, Zion Kwok, Scott Nelson

Low Density Parity Check (LDPC) Codes and the Need for Stronger ECC. August 2011 Ravi Motwani, Zion Kwok, Scott Nelson Low Density Parity Check (LDPC) Codes and the Need for Stronger ECC August 2011 Ravi Motwani, Zion Kwok, Scott Nelson Agenda NAND ECC History Soft Information What is soft information How do we obtain

More information

Modular numbers and Error Correcting Codes. Introduction. Modular Arithmetic.

Modular numbers and Error Correcting Codes. Introduction. Modular Arithmetic. Modular numbers and Error Correcting Codes Introduction Modular Arithmetic Finite fields n-space over a finite field Error correcting codes Exercises Introduction. Data transmission is not normally perfect;

More information

UNIT I INFORMATION THEORY. I k log 2

UNIT I INFORMATION THEORY. I k log 2 UNIT I INFORMATION THEORY Claude Shannon 1916-2001 Creator of Information Theory, lays the foundation for implementing logic in digital circuits as part of his Masters Thesis! (1939) and published a paper

More information

Codes on graphs and iterative decoding

Codes on graphs and iterative decoding Codes on graphs and iterative decoding Bane Vasić Error Correction Coding Laboratory University of Arizona Prelude Information transmission 0 0 0 0 0 0 Channel Information transmission signal 0 0 threshold

More information

THIS paper is aimed at designing efficient decoding algorithms

THIS paper is aimed at designing efficient decoding algorithms IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 45, NO. 7, NOVEMBER 1999 2333 Sort-and-Match Algorithm for Soft-Decision Decoding Ilya Dumer, Member, IEEE Abstract Let a q-ary linear (n; k)-code C be used

More information

Introducing Low-Density Parity-Check Codes

Introducing Low-Density Parity-Check Codes Introducing Low-Density Parity-Check Codes Sarah J. Johnson School of Electrical Engineering and Computer Science The University of Newcastle Australia email: sarah.johnson@newcastle.edu.au Topic 1: Low-Density

More information

1 Introduction to information theory

1 Introduction to information theory 1 Introduction to information theory 1.1 Introduction In this chapter we present some of the basic concepts of information theory. The situations we have in mind involve the exchange of information through

More information

On the Block Error Probability of LP Decoding of LDPC Codes

On the Block Error Probability of LP Decoding of LDPC Codes On the Block Error Probability of LP Decoding of LDPC Codes Ralf Koetter CSL and Dept. of ECE University of Illinois at Urbana-Champaign Urbana, IL 680, USA koetter@uiuc.edu Pascal O. Vontobel Dept. of

More information

APROTOGRAPH [1] is a small Tanner graph [2] described

APROTOGRAPH [1] is a small Tanner graph [2] described 5856 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL 6, NO 1, OCTOER 214 Quasi-Cyclic LDPC Codes ased on Pre-Lifted Protographs David G M Mitchell, Member, IEEE, Roxana Smarandache, Senior Member, IEEE, and

More information

Erasure Codes with a Banded Structure for Hybrid Iterative-ML Decoding

Erasure Codes with a Banded Structure for Hybrid Iterative-ML Decoding Erasure Codes with a Banded Structure for Hybrid Iterative-ML Decoding Alexandre Soro 1, Mathieu Cunche 2, Jérôme Lacan 1 and Vincent Roca 2 1 Univ of Toulouse, ISAE/DMIA, 10 avenue Edouard Belin, BP 54032-31055

More information

A Proposed Quantum Low Density Parity Check Code

A Proposed Quantum Low Density Parity Check Code arxiv:quant-ph/83v 29 Aug 2 A Proposed Quantum Low Density Parity Check Code Michael S. Postol National Security Agency 98 Savage Road Fort Meade, MD 2755 Email: msposto@zombie.ncsc.mil June 3, 28 2 LOW

More information

Introduction to Binary Convolutional Codes [1]

Introduction to Binary Convolutional Codes [1] Introduction to Binary Convolutional Codes [1] Yunghsiang S. Han Graduate Institute of Communication Engineering, National Taipei University Taiwan E-mail: yshan@mail.ntpu.edu.tw Y. S. Han Introduction

More information

Low-Density Parity-Check Codes

Low-Density Parity-Check Codes Department of Computer Sciences Applied Algorithms Lab. July 24, 2011 Outline 1 Introduction 2 Algorithms for LDPC 3 Properties 4 Iterative Learning in Crowds 5 Algorithm 6 Results 7 Conclusion PART I

More information

Encoder. Encoder 2. ,...,u N-1. 0,v (0) ,u 1. ] v (0) =[v (0) 0,v (1) v (1) =[v (1) 0,v (2) v (2) =[v (2) (a) u v (0) v (1) v (2) (b) N-1] 1,...

Encoder. Encoder 2. ,...,u N-1. 0,v (0) ,u 1. ] v (0) =[v (0) 0,v (1) v (1) =[v (1) 0,v (2) v (2) =[v (2) (a) u v (0) v (1) v (2) (b) N-1] 1,... Chapter 16 Turbo Coding As noted in Chapter 1, Shannon's noisy channel coding theorem implies that arbitrarily low decoding error probabilities can be achieved at any transmission rate R less than the

More information