In conventional computers, the computation carrying out
|
|
- Collin Leonard
- 6 years ago
- Views:
Transcription
1 nternational Conference on Communication and Signal Processing, pril 3-5, 24, ndia Design Of ll Optical Reversible Logic Gates Kuki ordoloi, T. Theresal, Shanthi Prince bstract-considering the benefits of Quantum and Optics, if the logic gates in the quantum field and electronic structure are implemented using optical elements, then it will be benefited from advantages of Quantum and design, and these processing circuits can be used in optical computing and quantum computing, genetic processes, and other useful nanotechnology applications. dvantages of reversible logic systems and circuits have drawn a significant interest in recent years as a promising computing paradigm having application in low power COS, quantum computing, nanotechnology, and optical computing. n this study, we have introduced reversible optical Double Feynman gate using optical ach-ehnder interferometer () switches with new design. The proposed optical Double Feynman gate will be optical logic gate and reversible. s the proposed gate is a complete one, it can implement all the -based quantum circuits. ndex Terms- Feynman Gate, ach-ehnder interferometer (), Optical Double Feynman Gate, Reversible Logic.. NTRODUCTON n conventional computers, the computation carrying out is irreversible i.e. once logic block generates the output bits, the input bits are lost []. ut it is not in the case of reversible logic circuits. The classical set of gates such as ND, OR and EOR are not reversible as they are all multiple input single output logic gates. gate is reversible if the gate's inputs and outputs have a one-to-one correspondence, i.e. there is a distinct output assignment for each distinct input [2]. Therefore, a reversible gate's inputs can be uniquely determined from its outputs. Reversible logic gates must have an equal number of inputs and outputs [3]. Then the output rows of the truth table of a reversible gate can be obtained by permutation of input rows. Reversible logic circuits have emerged as a promising technology in the field of information processing. rreversible hardware computation results in energy dissipation due to information loss. On the other hand, the reversible logic circuits offer an alternative that allows computation with arbitrary small energy dissipation. There is number of existing reversible gates in literature like Fredkin, Feynman and Toffoli gates etc [4]. Each of these gates is universal, i.e. any logical reversible circuit can be implemented using these gates. ll-optical logic for optical network is an exciting field of research where we can expect much innovation. High capacity, low cost communication systems are needed to keep up with the increasing demand for the broad band communications. Photon being the ultimate unit of information with unmatched speed and with data package in a signal of zero mass, the techniques of computing with light may provide a way out of the limitations of computational speed and complexity inherent in electronics computing. Different optical logic gates have already been proposed to perform irreversible logic function. ut, reversible computation in a system can be performed if the system is composed of reversible gates. The all optical implementation of reversible gates can be designed based on semiconductor optical amplifier (SO) based ach-ehnder interferometer () due to its significant advantages such as high speed, low power, fast switching time and ease in fabrication. Semiconductor optical amplifier (SO) based ach-ehnder interferometer () can play a significant role in this field of ultra-fast all-optical signal processing. The interferometer employs bidirectional couplers and semiconductor amplifier in one of its arms. nterferometer acts as a very high speed switch since it does not need any conversation from optical to electronic and vice versa. This paper is organized as follows. n section, principle and operation of based optical switch is discussed. n section, all-optical circuit of Feynman gate is discussed. ll-optical circuit of Fredkin gate is discussed in section V. Simulation results using OptiSystem software confirming describe methods are also given in this paper. n section V, a new design of reversible optical Double Feynman gate is proposed. Finally, the conclusions are formulated.. SO SED CH-EHNDER NTERFEROETER () Kuki ordoloi is with Department of Electronics and Communication Engineering, SR University, Kattankulathur , Tamil Nadu, ndia ( kukibordoloi622@gmail.com). T.Theresal is a assistant professor in Department of Electronics and Communication Engineering, SR University, Kattankulathur , Tamil Nadu, ndia ( theresa24@gmail.com). Shanthi Prince is a professor in Department of Electronics and Communication Engineering, SR University, Kattankulathur , Tamil Nadu, ndia ( shanthi.p@ktr.srmuniv.ac.in) /4/$3\. 24 EEE SWTCH ach-ehnder nterferometer () Switch, as shown in the Fig.l and Fig.2 is a very powerful optical device to realize ultra-fast all optical switching [5]. n this switch a semiconductor optical amplifier is inserted in each arm of. The incoming signal to be switched is split between the +,EEE dvancing Technology for Humanity 583
2 arms of the interferometer. The interferometer is balanced so that, in the absence of a control signal, the incoming signal emerges from one output port. The presence of a strong control pulse changes the refractive index of the medium. change in the index adds a phase shift between the two arms of the interferometer, so that the incoming signal is switched over to another output port. This method of switching is based on cross-phase modulation (P). simulate optical links in the transmission layer of modern optical networks [7].... Opta T Dcft:.ulVltOlbr OpacoTlll Domai V-_3r_2 ::t::s:,gnr'«j 6i'OOl.8(arPort).(CrossPort) Fig. 3. Simulation Setup of switch in OptiSystem. Fig.. Semiconductor optical amplifier based ach-ehnder interferometer. The simulated results of based switch using OptiSystem as obtained in the optical time domain visualizer is given in Fig. 4. ncoming Signal - Control Signal z ar Port ---- ( u pper channel) ---_ Cross Port (lower channel).,- ' _--'=_.=L-,---'--,--, :::oo,-t w i ' _. ='-_ :,:. c -x v. rc_,_ Fig. 2. ach-ehnder interferometer based all optical switch. There two input ports and called as incoming signal port and control signal port respectively and two output ports called as bar port and cross port respectively in a switch [6]. We consider no light or absence of light as the logic value O. When there is an incoming signal at port and control signal at port then there is a light present at the output bar port and there is no light at the output cross port. n the absence of control signal at the input control port and when there is an incoming signal at input port then the outputs of are switched and result in the presence of light at the output cross port and no light at the bar port. n the absence of incoming signal at the input port there is no light at both the output ports. The above behavior of can be written as oolean functions having inputs to outputs mapping as (,) to ( =, = ), given in Table. Table T Truth Table of l based switch nput ncoming Signal Control Signal ar Port Cross Port The simulation setup of based switch using OptiSystem software is shown in Fig. 3. OptiSystem is a comprehensive design suite that enables users to plan, test, and nput () R- _ c2-:::>:r::...,':..rn=:'.u.llze 3 i,;'-' -..L..=----'------''''t x yt,'.' o :. v'j, nput () <GOp () () Fig. 4. Simulated inputs and outputs of switch. U :.: ;=o. ''''' ' _.,.,..,, u...- :..:r;::,'.::o.,.u,. -'- 584
3 . SED FENN GTE.i Feynman gate is a 2x2 reversible gate having and as input vector and and as output vector, where =, =G;> [8], given in Table...i L <. =. <,_ o...,,,_, ;,;. Optical Tme DOOleln Visualizer ' li r'n.coioo. rcooog,_ () L <O.,''''..._,.. Optical Time Domain Vlsualizer_,, (, :=: nput () f-----+x U P ut',... c_-i',,, 5(...-, * -'.,---=-k o- / t The circuit of all- optical based Feynman gate is shown in Fig. 5. and the simulation setup Feynman gate using OptiSystem software is shown in Fig. 6. 'it-' ='---'-''---'' -' '''-; -'\'owoo< Optical Time Domain Vlsuallzer_3 Table Truth Table of Feynman Gate nput <. =. < '''' o,.,_, r v Fig. 5. ll-optical circuit of Feynman gate. C: beam combiner, : EDF, S: 5:5 beam splitter Cal i rlnve..colo.. rcooog,_ () Fig. 7. Simulated inputs and outputs of Optical Feynman gate. --- V. SED FREDKLN GTE Fredkin gate is a 3x3 reversible logic gate having,,c as input vector and,, as output vector, where =, ---, = E9 C, = C E9 [9], given in Table. Table Truth Table of Fredkin Gate nput C. ---, Fig. 6. Simulation Setup of Feynman gate. The simulated results of optical Feynman gate using OptiSystem is given in Fig. 7. The all-optical circuit of Fredkin gate is shown in Fig. 8. and the simulation setup of the same using OptiSystem software is shown in Fig. 9. nput () 585
4 S - l c '.' Optical Time Domain VisuaUzer_3 _ <_._. _ '.oo, i----+y i---+ () 2 Fig. 8. ll-optical circuit of Fredkin gate.... Vlauallz... r_4... Optical Time Domain _<,.''.oo, ii Hi :l=:=,.\ J\P y T7., () =i?--' Fig. 9. Simulation Setup of Fredkin gate. () The simulated results of optical Fredkin gate using OptiSystem is given in Fig.. Fig.. Simulated inputs and outputs of Optical Fredkin gate. V. PROPOSED SED LL-OPTCL DOULE FENN GTE er T y; Double Feynman gate is 3x3 reversible logic gate having,, C as input vector and,, as output vector, where =, =(j;) and =(j;)c []. The schematic block diagram is shown in Fig. and truth table is given in Table V., nput ()...uanz.h _c..?t<}=..?:':nr:;-' o,;,;... J. J\ y T _ '. :::2j :::wwi...-,, r c,o,_ r. ' Fig.. Table V Truth Table of Double Feynman Gate i Ho...t...=..?';::nln';, ;'.uallz.- o.,; o / x O. -=-=-==--= :_:'.9'= _ o oooo O' ':_u<,==..r_. W w V nput () Schematic diagram of Double Feynman gate. nput ().J. DFG C :;;,::;:: : : :::_ =: j.. /\ {J: 2 nput C The all optical circuit of Double Feynman gate using OptiSystem is shown in Fig
5 () When ==C=O, i.e. when no inputs are given(absence of light), then there is no output ===O. (2) When ==O and C=, incoming signal is absent at -l, -2 and -4,then no light comes out through cross or bar port of -l, -2 and -4. ncoming signal is present at -3 but control signal is absent. Hence, the light beam emerging out through C3 gives the output =.Therefore, when ==O and C= then =O, =O, =. t satisfies the second row of the truth table given in Table V given in Table V. (7) When == and C=O, then the -3 receives no light in the incoming port, so 3=C3=. -l, -2 and -4 receives the incoming signal. Since c=o there is no control signal in -4 thus 4= and C4=, which gives =. oth the -l and -2 receives both the incoming and the control signal thus,=2= and C,=C2=, which gives = and =O.Therefore, when = and = and c=o then == and =o. t satisfies the seventh row of the truth table given in Table V. (8) When ==C=, then -l, -2, -3 and - 4 receives both the control and the incoming signal. Thus,=2=3=4= and C,=C2=C3=C4=, which gives =, =O and z=o. Therefore, when = and = and C= then = and =z=o. t satisfies the eight row of the truth table given in Table V. The truth table for the proposed optical Double Feynman gate is verified theoretically. The proposed model of optical Double Feynman gate is being simulated using OptiSystem. The simulation setup of the proposed optical Double Feynman using OptiSystem software is shown in Fig. 3. c ---''+--> OJ:o:or.. o..._ Fig. 2. ll-optical circuit of Double Feynman gate. C: beam combiner, [> EDF, S: 5:5 beam splitter. (3) When =C=O and = then incoming signal is absent at -2, -3 and -4. So no light comes out through cross or bar port of -2, -3 and -4.For -l since incoming signal = and control signal =O thus bar port receives no light i.e.,=o and cross port receives light so C,= which gives the output =. Therefore, when =C=O and = then =O, =, z=o. t satisfies the third row of the truth table given in Table V. (4) When =O and =C=, then the -2 and -4 receives no light in the incoming port, so 2=C2=4=C4=. -l and -3 receives the incoming signal and no control signal thus,=3= and C,=C3= which gives x=o and ==. Therefore, when =O and =C= then =O, =, =. t satisfies the fourth row of the truth table given in Table V. (5) When = and =C=O, then the -l and -3 receives no light in the incoming port, so,=c,=3=c3=. -2 and -4 receives the incoming signal and no control signal thus 2=4= and C2=C4=, which gives ===. Therefore, when = and =C=O then ===. t satisfies the fifth row of the truth table given in Table V. (6) When =C= and =O, then the -l receives no light in the incoming port, so,=c,=o. -2, -3 and -4 receives the incoming signal. ut since =O there is no control signal in -2 thus 2= and C2=, which gives = and =. oth the -3 and -4 receives both the incoming and the control signal thus 2=4= and C2=C4=, which gives =O.Therefore, when = and =O and C= then == and z=o. t satisfies the sixth row of the truth table.:;':-) m: oi_ OllltOl :. C\a:.Or.. }...) Qr:ooo T... Fig. 3. Simulation Setup of optical Double Feynman gate. The simulated results of proposed optical Double Feynman gate using OptiSystem is given in Fig. 4. Optical Tlrne Domain Viaualizer_2 K =.., O.y,.,,_,.,_ o o-- --.=. er. Poweo- \ Power y Tj nput () Sjgnllnde, r necqo< r Coc<G,,,,d... ::t:l, 587
6 Optical Time Domain Vi.ualier_3.. a,,,n an«o.. g.' Se.. ct oom Rag'n. Pr.. Cont<O K.. y a n.a Sign'llnde: :E) V. CONCLUSON n this paper, the all-optical design of reversible Double Feynman gate is proposed and described. The simulation of existing all-optical Feynman and Fredkin gates using OptiSystem software are also done. ll these gates can be considered as basic gates and the arithmetic and logic operations in reversible systems can be performed. L-. =. -= _:; _v nput ( lo ) Optical Time Domain Vi.ualier_8 ;;. j, Co. ' o o, < So.d OOm Ro, oo' =.,,,.o Co. nput () ;;, ;; L... auo':':ct<:;=;o:=:;':' K ncl L :l r nve,tcoo<$ r CoO<G.cie REFERENCES [] R.Landauer, rreversibility and heat generation in the computational process, Journal of research and developrnent, 83-9 (\96). [2] C.H.ennett, Logical reversibility of computation, Journal of research and development. 7, (973). [3] Tanay Chattopadhyay, ll-optical modified fred kin gate, Selected Topics in Quantam Electronics, EEE Journal, vol. PP, no.99, pp.-8, 22. [4] Shweta grawal, etaphorical study of reversible logic gate, nternational Journal of nnovative Research in Computer and Communication Engineering, Vol., issue 4,June 23. [5] Saurabh Kotiyal, Himanshu Thapliyal and Nagarajan Ranganathan, ach-ehnder interferometer based design of all-optical reversible binary adder, EEE 22. [6] Saurabh Kotiyal, Himanshu Thapliyal and Nagarajan Ranganathan, ach-ehnder nterferometer ased all-optical Reversible NOR Gates, EEE 22. [7] [8] Prashant R. elekar and Sujata S.Chiwande, Design of sequential circuit using reversible logic, EEE CES- arch 3, 3, 22. [9] Sujata S.Chiwande, Shilpa S.Katre, Sushmita S.Dalvi, Jyoti C Kolte, Performance analysis of sequential circuits using reversible logic, nternational Journal of Engineering Science and nnovative Technology, Vol. 2, issue l,january 23. [O] ahram Dehghan, Design of asynchronous sequential circuits using reversible logic gates, nternational Journal of Engineering and Technology, Vol 4, No 4 ug-sep 22.. =. <=r /. P v 7 f.l () J- 9 Optical Tme Domain Visuall:z.er_ Co., -., '... d oom R.,... =.,_, «.. _ c. : i - (). Optical Tlme Domain Vlsualler_5 Co. Ro., < So.d oom R.,.... =.... oo. Co.... r/l...-..x_v/' t (OlOllOlO) Fig. 4. Simulated inputs and outputs of optical double Feynman gate. 588
Design Exploration and Application of Reversible Circuits in Emerging Technologies
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 4-7-216 Design Exploration and Application of Reversible Circuits in Emerging Technologies Saurabh Kotiyal
More informationMach-Zehnder Interferometer based All Optical Reversible Carry-Look ahead Adder
Mach-Zehnder Interferometer based All Optical Reversible Carry-Look ahead Adder Allada Shiva Kumar Mrs. N Laxmi Mrs. S Vasanti Prof B Kedarnath M.Tech Student (VLSI-SD) Associate Professor Assistant Professor
More informationDesigning of All Optical Two Bits Full Adder using TOAD, TMIN and Feynman Gate
International Journal of Computational Intelligence Research ISSN 0973-1873 Volume 13, Number 5 (2017), pp. 841-849 Research India Publications http://www.ripublication.com Designing of All Optical Two
More informationDesign of Digital Adder Using Reversible Logic
RESEARCH ARTICLE Design of Digital Adder Using Reversible Logic OPEN ACCESS Gowthami P*, RVS Satyanarayana ** * (Research scholar, Department of ECE, S V University College of Engineering, Tirupati, AP,
More informationA New Design of Optical Reversible Adder and Subtractor Using MZI
International Journal of Scientific and Research Publications, Volume 5, Issue 4, April 2015 1 A New Design of Optical Reversible Adder and Subtractor Using MZI Theresal T, Sathish K, Aswinkumar R Department
More informationDesign of Sequential Circuits Using MV Gates in Nanotechnology
2015 IJSRSET Volume 1 Issue 2 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology Design of Sequential Circuits Using MV Gates in Nanotechnology Bahram Dehghan 1,
More informationDesign Methodologies for Reversible Logic Based Barrel Shifters
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School January 2012 Design Methodologies for Reversible Logic Based Barrel Shifters Saurabh Kotiyal University of
More informationCarry Bypass & Carry Select Adder Using Reversible Logic Gates
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 2 Issue 4 April, 2013 Page No. 1156-1161 Carry Bypass & Carry Select Adder Using Reversible Logic Gates Yedukondala
More informationDESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES
DESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES Sudhir Dakey Faculty,Department of E.C.E., MVSR Engineering College Abstract The goal of VLSI has remained unchanged since many years
More informationNovel Reversible Gate Based Circuit Design and Simulation Using Deep Submicron Technologies
Novel Reversible Gate Based Circuit Design and Simulation Using Deep Submicron Technologies Abstract: The set AND, OR, and EXOR gates are not reversible as Landauer which states that for irreversible logic
More informationHigh Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 11, Issue 04 (April 2015), PP.72-77 High Speed Time Efficient Reversible ALU Based
More informationOptimization of reversible sequential circuits
WWW.JOURNALOFCOMPUTING.ORG 208 Optimization of reversible sequential circuits Abu Sadat Md. Sayem, Masashi Ueda Abstract In recent year s reversible logic has been considered as an important issue for
More informationFPGA IMPLEMENTATION OF BASIC ADDER CIRCUITS USING REVERSIBLE LOGIC GATES
FPGA IMPLEMENTATION OF BASIC ADDER CIRCUITS USING REVERSIBLE LOGIC GATES B.Ravichandra 1, R. Kumar Aswamy 2 1,2 Assistant Professor, Dept of ECE, VITS College of Engineering, Visakhapatnam (India) ABSTRACT
More informationTransistor Implementation of Reversible Comparator Circuit Using Low Power Technique
Transistor Implementation of Reversible Comparator Circuit Using Low Power Technique Madhina Basha, V.N.Lakshmana Kumar Department of ECE, MVGR COLLEGE OF ENGINEERING Visakhapatnam, A.P, INDIA Abstract:
More informationBasic Logic Gate Realization using Quantum Dot Cellular Automata based Reversible Universal Gate
Basic Logic Gate Realization using Quantum Dot Cellular Automata based Reversible Universal Gate Saroj Kumar Chandra Department Of Computer Science & Engineering, Chouksey Engineering College, Bilaspur
More informationImplementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
V. G. Santhi Swaroop et al Int. Journal of Engineering Research and Applications RESEARCH ARTICLE OPEN ACCESS Implementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
More informationAnalysis of Multiplier Circuit Using Reversible Logic
IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 6 November 2014 ISSN (online): 2349-6010 Analysis of Multiplier Circuit Using Reversible Logic Vijay K Panchal
More informationPower Minimization of Full Adder Using Reversible Logic
I J C T A, 9(4), 2016, pp. 13-18 International Science Press Power Minimization of Full Adder Using Reversible Logic S. Anandhi 1, M. Janaki Rani 2, K. Manivannan 3 ABSTRACT Adders are normally used for
More informationReversible Circuit Using Reversible Gate
Reversible Circuit Using Reversible Gate 1Pooja Rawat, 2Vishal Ramola, 1M.Tech. Student (final year), 2Assist. Prof. 1-2VLSI Design Department 1-2Faculty of Technology, University Campus, Uttarakhand Technical
More informationAn All Optical Implementation of Reversible Carry-Lookahead Adder Using Mach-Zehnder Interferometer
An All Optical Implementation of Reversible Carry-Lookahead Adder Using Mach-Zehnder Interferometer Palli Kanna Babu Dept of ECE, Akula Sree Ramulu College of Engineering, Tanuku. Abstract: In this work,
More informationPerformance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate
Performance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate Kamal Prakash Pandey 1, Pradumn Kumar 2, Rakesh Kumar Singh 3 1, 2, 3 Department of Electronics and Communication
More informationDepartment of ECE, Vignan Institute of Technology & Management,Berhampur(Odisha), India
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Efficient Design Of 4-Bit Binary Adder Using Reversible Logic Gates Abinash Kumar Pala *, Jagamohan Das * Department of ECE, Vignan
More informationALL-OPTICAL APPROACH FOR CONVERSION OF A BINARY NUMBER HAVING A FRACTIONAL PART TO ITS DECIMAL EQUIVALENT AND VICE-VERSA
Optics and Photonics Letters Vol. 3, No. 1 (2010) 51 5 c World Scientific Publishing Company DOI: 10.1142/S173528810000104 ALL-OPTICAL APPROACH FOR CONVERSION OF A BINARY NUBER HAVING A FRACTIONAL PART
More informationDesign of High-speed low power Reversible Logic BCD Adder Using HNG gate
Design of High-speed low power Reversible Logic Using HNG gate A.Nageswararao Dept.of ECE, RMK engineering college Anna University, India naga.alvaru@gmail.com Prof.D.Rukmani Devi Dept.of ECE, RMK engineering
More informationAn FPGA Implementation of Energy Efficient Code Converters Using Reversible Logic Gates
An FPGA Implementation of Energy Efficient Code Converters Using Reversible Logic Gates Rakesh Kumar Jha 1, Arjun singh yadav 2 Assistant Professor, Dept. of ECE, Corporate Institute of Science & Technology,
More informationConference on Advances in Communication and Control Systems 2013 (CAC2S 2013)
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) VLSI IMPLEMENTATION OF OPTIMIZED REVERSIBLE BCD ADDER Ruchi Gupta 1 (Assistant Professor, JPIET, MEERUT), Shivangi Tyagi 2
More informationA More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC
International Journal of Computational Engineering Research Vol, 04 Issue, 2 A More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC Shefali Mamataj 1,Biswajit Das 2,Anurima Rahaman
More informationImplementation of Reversible ALU using Kogge-Stone Adder
Implementation of Reversible ALU using Kogge-Stone Adder Syed.Zaheeruddin, Ch.Sandeep Abstract: Reversible circuits are one promising direction with applications in the field of low-power design or quantum
More informationA Novel Reversible Gate and its Applications
International Journal of Engineering and Technology Volume 2 No. 7, July, 22 Novel Reversible Gate and its pplications N.Srinivasa Rao, P.Satyanarayana 2 Department of Telecommunication Engineering, MS
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BY AENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2015 Special 9(17): pages 50-57 Open Access Journal Design and Implementation
More informationISSN Vol.03, Issue.03, June-2015, Pages:
ISSN 2322-0929 Vol.03, Issue.03, June-2015, Pages:0271-0276 www.ijvdcs.org Design of Low Power Arithmetic and Logic Unit using Reversible Logic Gates LAKSHMIKANTHA MN 1, ANURADHA MG 2 1 Dept of ECE (VLSI
More informationDesign of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG)
Design of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG) Vinay Kumar Department of ECE PEC University Of Technology. Chandigarh, India Vinaykdz@gmail.com
More informationDESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES
DESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES Boddu Suresh 1, B.Venkateswara Reddy 2 1 2 PG Scholar, Associate Professor, HOD, Dept of ECE Vikas College of Engineering
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 6, June ISSN
International Journal of Scientific & Engineering Research, Volume 6, Issue 6, June-2015 333 Design and Performance Analysis of Reversible Carry Look-ahead Adder and Carry Select Adder < Santosh Rani>
More informationOPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES. India. Andhra Pradesh India,
OPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES S.Sushmitha 1, H.Devanna 2, K.Sudhakar 3 1 MTECH VLSI-SD, Dept of ECE, ST. Johns College of Engineering
More informationResearch Article Design Multipurpose Circuits with Minimum Garbage Outputs Using CMVMIN Gate
hinese Engineering, rticle ID 5322, 7 pages http://dx.doi.org/.55/24/5322 Research rticle Design Multipurpose ircuits with Minimum Garbage Outputs Using MVMIN Gate ahram Dehghan Young Researchers and Elite
More informationDesign of Fault Tolerant Reversible Multiplexer based Multi-Boolean Function Generator using Parity Preserving Gates
International Journal of omputer pplications (975 8887) Volume 66 No.9, March 23 Design of Fault Tolerant Reversible Multiplexer based Multi-oolean Function enerator using Parity Preserving ates Rakshith
More informationDesign and Optimization of Asynchronous counter using Reversible Logic
Design and Optimization of Asynchronous counter using Reversible Logic Mr Harish k PG scholar Department of ECE, RVCE RVCE, Bengaluru Mrs. Chinmaye R, Asst.Professor Department of ECE,RVCE RVCE, Bengaluru
More informationDownloaded from
Proceedings of The Intl. Conf. on Information, Engineering, Management and Security 2014 [ICIEMS 2014] 309 Implementation of Novel Reversible Multiplier Architecture Using Reversible 4*4 TSG Gate T. SaiBaba
More informationDesign and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic
Design and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic MadivalappaTalakal 1, G.Jyothi 2, K.N.Muralidhara 3, M.Z.Kurian 4 PG Student [VLSI & ES], Dept. of
More informationAn Optimized BCD Adder Using Reversible Logic Gates
Vol.2, Issue.6, Nov-Dec. 2012 pp-4527-4531 ISSN: 2249-6645 An Optimized BCD Adder Using Reversible Logic Gates K.Rajesh 1, D A Tatajee 2 1, 2 Department of ECE, A I E T, Visakhapatnam, India, ABSTRACT:
More informationDepartment of ECE, Assistant professor, Sri Padmavatimahilavisvavidyalayam, Tirupati , India
American International Journal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationDESIGN OF REVERSIBLE ARITHMETIC AND LOGIC UNIT USING REVERSIBLE UNIVERSAL GATE
DESIGN OF REVERSIBLE ARITHMETIC AND LOGIC UNIT USING REVERSIBLE UNIVERSAL GATE R.AARTHI, K.PRASANNA* Department of Electronics and Communication Engineering, Arasu Engineering College, Kumbakonam 612501.
More informationDesign of a Novel Reversible ALU using an Enhanced Carry Look-Ahead Adder
Design of a Novel Reversible ALU using an Enhanced Carry Look-Ahead Adder *K.JYOTHI **Md.ASIM IQBAL *M.TECH Dept Of ECE, KAKATHIYA UNIVERSITY OF ENGINEERING AND TECHNOLOGY **Asst. prof Dept of ECE, KAKATHIYA
More informationUnit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4
Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4 4.1.1 Signal... 4 4.1.2 Comparison of Analog and Digital Signal... 7 4.2 Number Systems... 7 4.2.1 Decimal Number System... 7 4.2.2 Binary
More informationDesign and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates
Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates B.BharathKumar 1, ShaikAsra Tabassum 2 1 Research Scholar, Dept of ECE, Lords Institute of Engineering & Technology,
More informationOptimal design of 2-Bit Optical Magnitude Comparator using electro-optic effect inside Mach-Zehnder interferometers
Proceedings of the Second International Conference on Research in DOI: 10.15439/2017R93 Intelligent and Computing in Engineering pp. 15 20 ACSIS, Vol. 10 ISSN 2300-5963 Optimal design of 2-Bit Optical
More informationPower Optimization using Reversible Gates for Booth s Multiplier
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 11, November 2016 ISSN: 2455-3778 http://www.ijmtst.com Power Optimization using Reversible Gates for Booth s Multiplier
More informationA Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor. Soudebeh Boroumand
A Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor Soudebeh Boroumand Department of Computer Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran sb.boroumand@gmail.com
More informationDesign and Implementation of Nanometric Fault Tolerant Reversible BCD Adder
ustralian Journal of asic and pplied Sciences, 5(10): 896-901, 2011 ISSN 1991-8178 Design and Implementation of Nanometric Fault Tolerant Reversible D dder Majid Haghparast omputer Engineering Department,
More informationComputer Science & Engineering Dept, West Bengal University of Technology 2 Information Technology Dept, Manipal University
Quantum Realization Full Adder-Subtractor Circuit Design Using Islam gate Madhumita Mazumder 1, Indranil Guha Roy 2 1, Computer Science & Engineering Dept, West Bengal University of Technology 2 Information
More informationOptimized Nanometric Fault Tolerant Reversible BCD Adder
Research Journal of pplied Sciences, Engineering and Technology 4(9): 167-172, 212 ISSN: 24-7467 Maxwell Scientific Organizational, 212 Submitted: October 31, 211 ccepted: December 9, 211 Published: May
More informationReversible ALU Implementation using Kogge-Stone Adder
Reversible ALU Implementation using Kogge-Stone Adder K.Ravitejakhanna Student, Department of ECE SR Engineering College, Ch.Sridevi Reddy Asst.Professor, Department of ECE SR Engineering College, Abstract
More informationAn Efficient Reversible Design of BCD Adder
An Efficient Reversible Design of BCD Adder T.S.R.Krishna Prasad 1, Y.Satyadev 2 1 Associate Professor in Gudlavalleru Engineering College Department of ECE, e-mail: ad2prasad@gmail.com 2 Student of Gudlavalleru
More informationPERFORMANCE EVALUATION OF REVERSIBLE VEDIC MULTIPLIER
PERFORMANCE EVALUATION OF REVERSIBLE VEDIC MULTIPLIER Gowthami P. and R. V. S. Satyanarayana Department of Electronics and Communication Engineering, SVUCE, Sri Venkateswara University, Tirupati, Andhra
More informationDesign and Synthesis of Sequential Circuit Using Reversible Logic
ISSN: 2278 0211 (Online) Design and Synthesis of Sequential Circuit Using Reversible Logic Mr. Sandesh.N.G PG Student, VLSI Design and Embedded System, B.G.S. Institute of Technology, B.G.Nagar, Karnataka,
More informationDesign and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems
World pplied Sciences Journal 4 (6): 787-792, 2008 ISSN 1818-4952 IDOSI Publications, 2008 Design and Optimization of Reversible CD dder/subtractor Circuit for Quantum and Nanotechnology ased Systems 1
More informationDesign and Implementation of Combinational Circuits using Reversible Gates
Design and Implementation of Combinational Circuits using Reversible Gates 1 Ms. Ashwini Gaikwad 2 Ms. Shweta Patil 1M.Tech Student,Departmentof Electronics Engineering, Walchand College of Engg., Sangli
More informationRealization of 2:4 reversible decoder and its applications
Realization of 2:4 reversible decoder and its applications Neeta Pandey n66pandey@rediffmail.com Nalin Dadhich dadhich.nalin@gmail.com Mohd. Zubair Talha zubair.talha2010@gmail.com Abstract In this paper
More informationLow Power and High Speed BCD Adder using Reversible Gates
Low Power and High Speed BCD Adder using Reversible Gates Pradeep S R PraveenKumar Prathibha S R Abstract Reversible logic is one of the emerging technologies having promising applications in quantum computing.
More informationDesign of Reversible Code Converters Using Verilog HDL
Design of Reversible Code Converters Using Verilog HDL Vinay Kumar Gollapalli M. Tech (VLSI Design), K Koteshwarrao, M. Tech Assistant Professor, SSGN Srinivas, M. Tech Associate Professor & HoD, ABSTRACT:
More informationA NEW APPROACH TO DESIGN BCD ADDER AND CARRY SKIPBCD ADDER
A NEW APPROACH TO DESIGN BCD ADDER AND CARRY SKIPBCD ADDER K.Boopathi Raja 1, LavanyaS.R 2, Mithra.V 3, Karthikeyan.N 4 1,2,3,4 Department of Electronics and communication Engineering, SNS college of technology,
More informationXI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.
2017-18 XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL HALF ADDER 1. The circuit that performs addition within the Arithmetic and Logic Unit of the CPU are called adders. 2. A unit that adds two
More informationPERFORMANCE ANALYSIS OF CLA CIRCUITS USING SAL AND REVERSIBLE LOGIC GATES FOR ULTRA LOW POWER APPLICATIONS
PERFORMANCE ANALYSIS OF CLA CIRCUITS USING SAL AND REVERSIBLE LOGIC GATES FOR ULTRA LOW POWER APPLICATIONS K. Prasanna Kumari 1, Mrs. N. Suneetha 2 1 PG student, VLSI, Dept of ECE, Sir C R Reddy College
More informationENERGY EFFICIENT DESIGN OF REVERSIBLE POS AND SOP USING URG
ENERGY EFFICIENT DESIGN OF REVERSIBLE POS AND SOP USING URG Mr.M.Saravanan Associate Professor, Department of EIE Sree Vidyanikethan Engineering College, Tirupati. mgksaran@yahoo.com Dr.K.Suresh Manic
More informationPERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER
ISSN: 2395-1680 (ONLINE) DOI: 10.21917/ijme.2016.0037 ICTACT JOURNAL ON MICROELECTRONICS, JULY 2016, VOLUME: 02, ISSUE: 02 PERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER Richa Shukla 1 and Vandana Niranjan
More informationFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
Volume 120 No. 6 2018, 437-446 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC Dr. B. Balaji 1, M.Aditya 2,Dr.Erigela
More informationASIC Design of Reversible Full Adder/Subtractor Circuits
ASIC Design of Reversible Full Adder/Subtractor Circuits Srinivas Boosaraju PG Scholar, Department of VLSI System Design, Department of Electronics & Communication Engineering, IARE, Hyderabad.. ABSTRACT:
More informationDESIGN OF A COMPACT REVERSIBLE READ- ONLY-MEMORY WITH MOS TRANSISTORS
DESIGN OF A COMPACT REVERSIBLE READ- ONLY-MEMORY WITH MOS TRANSISTORS Sadia Nowrin, Papiya Nazneen and Lafifa Jamal Department of Computer Science and Engineering, University of Dhaka, Bangladesh ABSTRACT
More informationDesign of a Compact Reversible Random Access Memory
Design of a Compact Reversible Random Access Memory Farah Sharmin, Md. Masbaul Alam Polash, Md. Shamsujjoha, Lafifa Jamal, Hafiz Md. Hasan Babu Dept. of Computer Science & Engineering, University of Dhaka,
More informationA Novel Design for carry skip adder using purity preserving reversible logic gates
A Novel Design for carry skip adder using purity preserving reversible logic gates Abstract: The reversible logic is a most popular and emerging field in low power consideration. It will be having many
More informationOn the Analysis of Reversible Booth s Multiplier
2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems On the Analysis of Reversible Booth s Multiplier
More informationBCD Adder Design using New Reversible Logic for Low Power Applications
Indian Journal of Science and Technology, Vol 10(30), DOI: 10.17485/ijst/2017/v10i30/115514, August 2017 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 BCD Adder Design using New Reversible Logic for
More informationSCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL ADDERS
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL ADDERS Abstract M.Bharathi 1, K.Neelima 2 1 Assistant Professor, ECE Department, Sree Vidyanikethan Engineering College(Autonomous),Tirupati-517102,
More informationDesign of Reversible Sequential Circuit Using Reversible Logic Synthesis
International Journal of VLSI design & ommunication Systems (VLSIS) Vol.2, No.4, December 20 Design of Reversible Sequential ircuit Using Reversible Logic Synthesis Md. elayet li, Md. Mosharof Hossin and
More informationA NEW DESIGN TECHNIQUE OF REVERSIBLE GATES USING PASS TRANSISTOR LOGIC
Journal of Engineering Science 0(0), 00, 5- A NEW DESIGN TECHNIQUE OF REVERSIBLE GATES USING PASS TRANSISTOR LOGIC Md. Sazzad Hossain, Md. Minul Hasan, Md. Motiur Rahman and A. S. M. Delowar Hossain Department
More informationLOGIC GATES (PRACTICE PROBLEMS)
LOGIC GTES (PRCTICE PROLEMS) Key points and summary First set of problems from Q. Nos. 1 to 9 are based on the logic gates like ND, OR, NOT, NND & NOR etc. First four problems are basic in nature. Problems
More informationFPGA Implementation of Ripple Carry and Carry Look Ahead Adders Using Reversible Logic Gates
FPGA Implementation of Ripple Carry and Carry Look Ahead Adders Using Reversible Logic Gates K. Rajesh 1 and Prof. G. Umamaheswara Reddy 2 Department of Electronics and Communication Engineering, SVU College
More informationDESIGN OF OPTIMAL CARRY SKIP ADDER AND CARRY SKIP BCD ADDER USING REVERSIBLE LOGIC GATES
Journal of Computer Science 10 (5): 723-728, 2014 ISSN: 1549-3636 2014 doi:10.3844/jcssp.2014.723.728 Published Online 10 (5) 2014 (http://www.thescipub.com/jcs.toc) DESIGN OF OPTIMAL CARRY SKIP ADDER
More informationM.Tech Student, Canara Engineering College, Mangalore, Karnataka, India 2
(ISR), Impact Factor: 1.852 IJESRT INTERNTIONL JOURNL OF ENGINEERING SIENES & RESERH TEHNOLOGY esign and Simulation of a High Performance Multiplier using Reversible s Harish Raghavendra Sanu *1, Savitha
More informationEFFICIENT APPROACH FOR DESIGNING LOW POWER REVERSIBLE DECODER/ENCODER WITH LOW QUANTUM COST
EFFICIENT APPROACH FOR DESIGNING LOW POWER REVERSIBLE DECODER/ENCODER WITH LOW QUANTUM COST Sweta Mann 1, RitJain 2 1,2 Department of Electronics and Communication Engineering, LNCT Bhopal (M.P), (India)
More informationCircuit for Revisable Quantum Multiplier Implementation of Adders with Reversible Logic 1 KONDADASULA VEDA NAGA SAI SRI, 2 M.
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Circuit for Revisable Quantum Multiplier Implementation of Adders with Reversible
More informationControl gates as building blocks for reversible computers
Control gates as building blocks for reversible computers A. De Vos 1, B. Desoete 2, F. Janiak 3, and A. Nogawski 3 1 Universiteit Gent and Imec v.z.w., B-9000 Gent, Belgium 2 Universiteit Gent, B-9000
More informationDigital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.
Digital Circuits 1. Inputs & Outputs are quantized at two levels. 2. inary arithmetic, only digits are 0 & 1. Position indicates power of 2. 11001 = 2 4 + 2 3 + 0 + 0 +2 0 16 + 8 + 0 + 0 + 1 = 25 Digital
More informationELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)
ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering
More informationReversible computer hardware
Reversible computer hardware Alexis De Vos Imec v.z.w. and Universiteit Gent Belgium York, 22 March 2009 A logically irreversible computer 3 1 adding computer 4 3 1 adding computer 4?? adding computer
More informationInternational Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0020 ISSN (Online): 2279-0039 International
More informationIBM quantum experience: Experimental implementations, scope, and limitations
IBM quantum experience: Experimental implementations, scope, and limitations Plan of the talk IBM Quantum Experience Introduction IBM GUI Building blocks for IBM quantum computing Implementations of various
More informationDIAGNOSIS OF FAULT IN TESTABLE REVERSIBLE SEQUENTIAL CIRCUITS USING MULTIPLEXER CONSERVATIVE QUANTUM DOT CELLULAR AUTOMATA
DIAGNOSIS OF FAULT IN TESTABLE REVERSIBLE SEQUENTIAL CIRCUITS USING MULTIPLEXER CONSERVATIVE QUANTUM DOT CELLULAR AUTOMATA Nikitha.S.Paulin 1, S.Abirami 2, Prabu Venkateswaran.S 3 1, 2 PG students / VLSI
More informationDesign of Reversible Synchronous Sequential Circuits
Design of Reversible Synchronous Sequential Circuits Sonawane Parag Narayan 1, Hatkar Arvind Pandurang 2 1 E&TC,SVIT Chincholi 2 E&TC,SVIT Chincholi Abstract In early 70`s one computer requires one whole
More informationTechnical Report: Projects & Background in Reversible Logic
Technical Report: Projects & Background in Reversible Logic TR-CSJR1-2005 J. E. Rice University of Lethbridge j.rice@uleth.ca 1 Introduction - What is Reversible Logic? In order to discuss new trends and
More informationVHDL DESIGN AND IMPLEMENTATION OF C.P.U BY REVERSIBLE LOGIC GATES
VHDL DESIGN AND IMPLEMENTATION OF C.P.U BY REVERSIBLE LOGIC GATES 1.Devarasetty Vinod Kumar/ M.tech,2. Dr. Tata Jagannadha Swamy/Professor, Dept of Electronics and Commn. Engineering, Gokaraju Rangaraju
More informationFPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC
FPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC Shwetha. S Patil 1, Mahesh Patil 2, Venkateshappa 3 Assistant Professor 1,PG Student 2, Professor 3 1,2,3 Dept. of ECE, 1 MVJ
More informationThe Implementation of Reversible Gates in Design of 1bit, 4-bit ALU and 8b/10b Encoder & Decoder
esearch India ublications. http://www.ripublication.com The Implementation of eversible Gates in of bit, -bit ALU and 8b/0b Encoder & Decoder Nayana D.K, ujatha B.K 2 esearch cholar, Jain University, Associate
More informationMETHOD OF DEVELOPING ALL OPTICAL HALF-ADDER BASED ON NONLINEAR DIRECTIONAL COUPLER
Optics and Photonics Letters Vol. 6, No. (203) 35000 (0 pages) c World Scientific Publishing Company DOI: 0.42/S7935288350009 METHOD OF DEVELOPING ALL OPTICAL HALF-ADDER BASED ON NONLINEAR DIRECTIONAL
More informationDesign, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 2011 Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies Himanshu Thapliyal University
More information1.10 (a) Function of AND, OR, NOT, NAND & NOR Logic gates and their input/output.
Chapter 1.10 Logic Gates 1.10 (a) Function of AND, OR, NOT, NAND & NOR Logic gates and their input/output. Microprocessors are the central hardware that runs computers. There are several components that
More informationImplementation of Reversible Control and Full Adder Unit Using HNG Reversible Logic Gate
Implementation of Reversible Control and Full Adder Unit Using HNG Reversible Logic Gate Naresh Chandra Agrawal 1, Anil Kumar 2, A. K. Jaiswal 3 1 Research scholar, 2 Assistant Professor, 3 Professor,
More informationDesign & Performance Analysis of 8-Bit Low Power Parity Preserving Carry- Look Ahead Adder
Design & Performance Analysis of 8-Bit Low Power Parity Preserving Carry- Look Ahead Adder Palak Sharma 1, Amandeep Singh Bhandari 2, Dr. Charanjit Singh 3 1 M. Tech Student, Deptt. of Electronics and
More informationAn Approach to Simplify Reversible Logic Circuits
An Approach to Simplify Reversible Logic Circuits Pabitra Roy 1, Subrata Das 2, Samar Sensarma 3 Department of Information Technology, Academy of Technology, Hooghly, India 1,2 Department of Computer Science
More information