REALIZATION OF EFFECTIVE REVERSIBLE DECODER BASED COMBINATIONAL CIRCUITS
|
|
- Ashley Malone
- 5 years ago
- Views:
Transcription
1 Volume 120 No , ISSN: (on-line version) url: REALIZATION OF EFFECTIVE REVERSIBLE DECODER BASED COMBINATIONAL CIRCUITS V.Rama Krishna Reddy 1, V.Venkata Rao 2, M.Sailaja 3, Ch.Karthik 4, E.Narendra 5 1,3,4,5 Assistant Professor, 2 Professor, Electronics & Communication Engineering. 1,2,4,5 Narasaraopeta Engineering College, Narasaraopet, 3 GVR&S College of Eng. & Tech., Guntur, India. krishna.venna83@gmail.com June 26, 2018 Abstract Reversible logic circuit design is having vibrant role in the zones likelow power CMOS, DNA computing, quantum computing, opticaland nanotechnology etc. Now a days all the electronic devices are suffering with power dissipation and heat removal complications. These problems will be easily catered by reversible logic circuits. The categorized elements which are capable to decode the instructions and address in all computational systemsare decoders. Thispaper boon the design of combinational circuitsviz comparator,half adder/subtractor, full adder/subtractor, multiplexer, de-multiplexer using reversible decoder circuit. And also presents a comparative study and analysis of reversible gates to obtain finest solution.hl gate is used as a 2:4 decoder and it is a 4-input, 4-output reversible logic gate. This proposed method targets the
2 minimization of quantum cost (Q.C), constant inputs (K.Is), garbage outputs (G.Os) and complexity of the circuit. In this proposed design mainlyr gate, HL gate are utilized. Keywords: Reversible logic, Decoder, HL gate, R gate,feynman gate. 1 INTRODUCTION In digital circuit design the major issue for designer a well as customer is power consumption and power dissipation.power dissipation leads to damage the electronic gadgets, limits the life span of the device and reduces the performance of the system.all the digital logic circuits are constructed by using irreversible(conventional) logic gates like AND, OR, XOR gates etc. and such logic circuits are known as irreversible logic circuit.all these logic gates dissipates energy in the form of heat whenever there is a loss of data.in 1960,Laundauer research[1] shown that the irreversible logic circuit dissipates K*T*ln 2 Joules of heat energy for every bit of information loss where k-boltzmanns constant,t-room temperature at which circuit is operated, at the room temperature the dissipated heat can be very small but not negligible in quantity. In 1973,C.H.Bennett[2]shown that power dissipation will be made zero if the computations are carried out in reversible fashion.in reversible logic circuit the amount of dissipated heat energy becomes zero by maintaining no information loss i.e always the dissipated heat energy is proportional to information loss. A circuit which results information loss is irreversible circuit. A circuit which results no information loss is reversible circuit.a group of such reversible logic gates are needed to build a reversible circuit.in 1980,Edward Fredkin and Tommaso Toffoli [4]developed the universal reversible logic gates named as Fredkin and Toffoli gates and works on reversibility with 3 inputs and 3 outputs.these Fredkin and Toffoli gates gives no information loss and no power dissipation. Later on different reversible gates are developed such as Feynman gate, double Feynman gate, Peres gate, R gate, URG gate, HNG gate and HL gate. A logic gate is said to be reversible if and only if the gate is having equal number
3 of input and output terminals,for every input bit stream there must be a unique output bit stream and provides one-to-one mapping between input and output lines.rest of the paper systematizedby way oftracking section-iipresents basic reversible logic gates, section-iii presents existed design methods,section-iv presents proposed method of decoder based combinational circuits,section-v presents analysis of proposed designs, section-vi gives comparative study between proposed & reference methods and section-vi presents conclusion of the work. 2 REVERSIBLE LOGIC GATES A circuit designed with solitary reversible logic gates is known a reversible logic circuit and it gives no power dissipation. A reversible logic gate is defined as a N*N logic gate with equal number of input and output terminals and one to one mapping among input & output bit streams.to maintain reversibility, it is necessary to apply some extra inputs as logic 0/1 are known as K.I s and also a reversible logic gate generates annoying outputs(unemployed outputs) are known as G.O s.a reversible logic circuit performance will be measureded interms of Q.C, K.I s, G.Os.Q.C is the number of primitive gates used to construct a particular reversible logic gate.the primitive gates are 1*1 and 2*2 basic gates.the existed and useful reversible logic gates for the proposed deigns are as follows. Figure 1: Gate Feynman Figure 2: Double Feynman Gate Figure 3: Gate Fredkin Many reversible logic gates are developed to construct reversible circuits. NOT gate is treated as a 1*1 reversible logic gate with Q.C of zero. Fig. 1 shows 2*2 Feynman gate which isalso known as CNOT gate and is one of the primitive reversible logic gate.feynman gate performs XOR function with one G.O. Reversible logic gates dont support Fan-out, in such a situation
4 Figure 4: Peres Gate Figure 5: R Gate Figure 6: HL Gate Feynman gate is used to duplicate the desired logic values.outputs of Feynman gate are given asp=a,q=a B.Q.C of the Feynman gate is one.fig. 2 shows 3*3double Feynman gate which performs two XOR operations, Outputs of double Feynman gate are P=A, Q=A B, R=A C.Q.C of the double Feynman gate is two.fredkin gate is shown in Fig. 3 with inputs A, B, C & outputs P, Q, and R. It is a 3*3 gate with outputs P=A, Q= B AC, R= AB and it will be used as AND, OR, NOR, NAND logic functions and 2:1 multiplexer by applying one of the input as a constant logic 0/1. Fredkin gateq.c is five. Peres gate is shown in Fig. 4 with inputs A, B, C and output expressions P=A, Q=A B, R=AB C and is used to have the functions XOR,AND, and NAND with Q. C 4. R gate is shown in Fig. 5 with output expressions P=A, Q=AB, R= B+AC and is used to get the functions OR, AND with Q.C 4. Fig. 6 depicts the HL gate which is a 4*4 special gate with Q.C 7.Outputs of HL gate are defined as P=A C B, Q=AB C BD, R= B C BD, S=A BC D. HL gate will be used as a 2:4 Decoder with two K.I s i.e. C=0, D=1. 3 EXISTING METHOD Decoders are the prime elements in all communication devices for decoding information codes and widely used in computing systems to select the memory devices & for instruction decoding. Thus farmany reversible decoders are developed with different reversible logic gates. Initially2:4decoder [7] was built using 3-Fredkin gates with 3-K.I s, 2-G.O s and Q.C is 15 is shown in Fig. 7. Later it was implemented by using 1-Feynman gates & 2-Fredkin gates [8] with 3-K.I s, 1-G.O s and Q.C11 is shown in Fig. 8. Later on 2:4 decoder came in to picture[9] using a single gate known as HL gate with 2-K.I s,no G.O s and Q.C 7 is shown in Fig. 9.Many
5 combinational circuits like comparator, adders, subtractors, MUX, DEMUX, were proposed earlier[6] by using 2:4 decoder. In all these designs decoders were designed using Feynman gates & Fredkin gates, in such way that all the circuits may have more number of reversible logic gates, more number of K.I, more G.O s and gives high Q.C. In the existing method a full adder, full subtractor, 4:1 MUX, and 1-bit comparator were designed using Feynman & Fredkin gates with G.Os 12, 12,17,5 and Q.C 61,63,46,16 respectively. All these Fredkin gates are replaced with HL gate and R gates to get healthier G.O s with lowq.c. Figure 7: 2:4 Decoder with 3-FREDKIN gates Figure 8: 2:4 Decoder with 1-Feynman
6 Figure 9: 2:4 Decoder with HLgate 4 PROPOSED METHOD TO IMPLEMENT COMBINATIONAL CIRCUITS This paper presents design of 1-bit comparator,half adder/subtractor, Full adder/subtractor, Multiplexer, De-multiplexer using HL gate.in all the designs decoder is used to produce minterms.design of 1-bit comparator using 1-HL gate and 1-Feynman gate is shown in Fig. 10 with A,B as input bits & LT(lessthan),GT(greaterthan),EQ(equal) asoutput bits.it has2-k.i s, 1-G.O&Q.C is 8. The output signals LT=1 indicates A<B, GT=1 indicates A>B, and EQ=1 indicates A=B.Design of Half adder is shown in Fig. 11 as A,B are inputs & Carry, Sum are outputs and having 3-K.I s, 3-G.O s.fig. 12 shows Half Subtractor with A,B as inputs & Diff(difference), Br(barrow) as outputs.it is having 4-K.I s,4-g.o s. Fig. 13 shows 3:8 decoder ussing 1-HL gate, 4-R gates and A,B,C are inputs & D0 to D7 are the outputs.it has 6-constant inputs, 1-G.O.Fig. 14 shows Full Adder deign using a 3:8 decoder and R gates with A,B,C as inputs & CARRY, SUM as outputs. It has 12-K.I s,13-g.o s. Fig. 15 shows Full subtractor deign using a 3:8 decoder and R gates with A,B,C as inputs & BARROW, DIIFFERENCE as outputs. It has 12-K.I s, 13-G.O s. A full adddder / subtractor circuit is
7 depicted in Fig. 16 which is having 13-K.I s, 13-G.O s. Figure 10: 1-bit comparator Figure 11: Half adder with SUM,CARRY, BARROW as outputs.multiplexer and Demultiplexer circuits are shown in Fig. 17, Fig. 18 respectively, both are designed using HL & R gates. The multiplexerdesigned with S1,S0 as selection lines, A,B,C,D as inputs, K1 to K7 as K.I s & MUX as output. De-multiplexer is having 1-data, 2-control inputs & D0 t0 D3 as outputs. All the proposed dessigns are summerised in the Table
8 Figure 12: Half Subtractor Figure 13: 3:8 Decoder
9 Figure 14: Full Adder Figure 15: Full subtractor Figure 16: Full Adder / subtractor
10 5 ANALYSIS OF PROPOSED DESIGNS All the proposed designs are Analysed interms of K.I s, G.O s, number of gates used in the design, Q.C and that analysis report is graphically shown in Fig. 19. Figure 17: Multiplexer Figure 18: De-Multiplexer
11 6 COMPARISON REPORT OF PROPOSED AND REFERENCE METHODS The proposed designs are compared with ref[6] interms of number of G.Os obtained in the circuit, total Q.C of the designed circuit and it is graphically shown in Fig. 20, Fig. 21 respectively. All the designs gives good performance. 7 CONCLUSION Finally by using HL gate as a 2:4 decoder based combinational circuits like 3:8 decoder, 1-bit comparator, Half adder/subtractor, Full adder/ subtractor, multiplexer and demultiplexer circuits are offered in this paper along with analysis report.by using the HL gate, all circuits will be deigned with low Q.C, less number of contant inputs and G.Os.Further,the needy circuits like 4:16 decoder, 8:1 multiplexer, code converters, Multipliers and ALU will implemented by using HL gate and R gate.this kind of design saves power and minimizes the amount of dissipated heat energy
12 Figure 19: Proposed Vs Ref [6]with respect tog.o s Figure 20: Proposed Vs Ref [6] with resspect to Q.C
13 References [1] R Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, vol. 5, 1961, pp [2] C. H. Bennett, Logical reversibility of computations, IBM Journal of Research and Development, vol. 17, 1973, pp [3] T. Toffoli., Reversible Computing, Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science [4] D. Maslov, G. W. Dueck, and D. M. Miller, Synthesis of Fredkin-Toffoli reversible networks IEEE Trans. VLSI Systems, vol.13, no.6, pp , [5] E. Fredkin, and T. Toffoli, Conservative logic, International J. Theor. Physics, vol. 21, pp , International Conference on Signal Processing and Integrated Networks (SPIN) 353. [6] Gopi Chand Naguboina, K.Anusudha, Design and Synthesis of Combinational Circuits Using Reversible Decoder in Xilinx, IEEE International Conference on Computer, Communication, and Signal Processing (ICCCSP-2017). [7] Arvind Kumar and SumitGugnani, Synthesis of 4-to- 16 Decoder, International Conference in year 2013 NIT Kurukshetra, Vol. 1, 2013, pp [8] Ravish Aradhya HV, Chinmaye R, Muralidhara KN, Design, Optimization and Synthesis of Efficient Reversible Logic Binary Decoder, International Journal of Computer Applications, Vol. 46 No.6, 2012, pp [9] Lafifa Jamal and Hafiz Md. HasanBabu, Design and Implementation of a Reversible Central Processing Unit, IEEE Computer Society Annual Symposium on VLSI, Dhaka, Bangladesh, 2015 IEEE
14 [10] M. Shamsujjoha, and H. M. H. Babu, A Low Power Fault Tolerant Reversible Decoder Using MOS Transistor, th InternationalConference on VLSI Design and the 12th International Conference on Embedded Systems, pp ,
15 4517
16 4518
Design and Implementation of Combinational Circuits using Reversible Gates
Design and Implementation of Combinational Circuits using Reversible Gates 1 Ms. Ashwini Gaikwad 2 Ms. Shweta Patil 1M.Tech Student,Departmentof Electronics Engineering, Walchand College of Engg., Sangli
More informationFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
Volume 120 No. 6 2018, 437-446 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC Dr. B. Balaji 1, M.Aditya 2,Dr.Erigela
More informationDESIGN OF 3:8 REVERSIBLE DECODER USING R- GATE
DESIGN OF 3:8 REVERSIBLE DECODER USING R- GATE Sweta Mann 1, Rita Jain 2 1.2 Department of Electronics and Communication Engineering, LNCT Bhopal (M.P), (India) ABSTRACT The area of reversible logic has
More informationRealization of programmable logic array using compact reversible logic gates 1
Realization of programmable logic array using compact reversible logic gates 1 E. Chandini, 2 Shankarnath, 3 Madanna, 1 PG Scholar, Dept of VLSI System Design, Geethanjali college of engineering and technology,
More informationAnalysis of Multiplier Circuit Using Reversible Logic
IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 6 November 2014 ISSN (online): 2349-6010 Analysis of Multiplier Circuit Using Reversible Logic Vijay K Panchal
More informationRealization of 2:4 reversible decoder and its applications
Realization of 2:4 reversible decoder and its applications Neeta Pandey n66pandey@rediffmail.com Nalin Dadhich dadhich.nalin@gmail.com Mohd. Zubair Talha zubair.talha2010@gmail.com Abstract In this paper
More informationFPGA IMPLEMENTATION OF BASIC ADDER CIRCUITS USING REVERSIBLE LOGIC GATES
FPGA IMPLEMENTATION OF BASIC ADDER CIRCUITS USING REVERSIBLE LOGIC GATES B.Ravichandra 1, R. Kumar Aswamy 2 1,2 Assistant Professor, Dept of ECE, VITS College of Engineering, Visakhapatnam (India) ABSTRACT
More informationA Novel Design of Reversible Universal Shift Register
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 3, March 2014,
More informationDesign of High-speed low power Reversible Logic BCD Adder Using HNG gate
Design of High-speed low power Reversible Logic Using HNG gate A.Nageswararao Dept.of ECE, RMK engineering college Anna University, India naga.alvaru@gmail.com Prof.D.Rukmani Devi Dept.of ECE, RMK engineering
More informationDepartment of ECE, Vignan Institute of Technology & Management,Berhampur(Odisha), India
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Efficient Design Of 4-Bit Binary Adder Using Reversible Logic Gates Abinash Kumar Pala *, Jagamohan Das * Department of ECE, Vignan
More informationTransistor Implementation of Reversible Comparator Circuit Using Low Power Technique
Transistor Implementation of Reversible Comparator Circuit Using Low Power Technique Madhina Basha, V.N.Lakshmana Kumar Department of ECE, MVGR COLLEGE OF ENGINEERING Visakhapatnam, A.P, INDIA Abstract:
More informationDesign of Digital Adder Using Reversible Logic
RESEARCH ARTICLE Design of Digital Adder Using Reversible Logic OPEN ACCESS Gowthami P*, RVS Satyanarayana ** * (Research scholar, Department of ECE, S V University College of Engineering, Tirupati, AP,
More informationPerformance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate
Performance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate Kamal Prakash Pandey 1, Pradumn Kumar 2, Rakesh Kumar Singh 3 1, 2, 3 Department of Electronics and Communication
More informationImplementation of Reversible ALU using Kogge-Stone Adder
Implementation of Reversible ALU using Kogge-Stone Adder Syed.Zaheeruddin, Ch.Sandeep Abstract: Reversible circuits are one promising direction with applications in the field of low-power design or quantum
More informationVHDL DESIGN AND IMPLEMENTATION OF C.P.U BY REVERSIBLE LOGIC GATES
VHDL DESIGN AND IMPLEMENTATION OF C.P.U BY REVERSIBLE LOGIC GATES 1.Devarasetty Vinod Kumar/ M.tech,2. Dr. Tata Jagannadha Swamy/Professor, Dept of Electronics and Commn. Engineering, Gokaraju Rangaraju
More informationEFFICIENT APPROACH FOR DESIGNING LOW POWER REVERSIBLE DECODER/ENCODER WITH LOW QUANTUM COST
EFFICIENT APPROACH FOR DESIGNING LOW POWER REVERSIBLE DECODER/ENCODER WITH LOW QUANTUM COST Sweta Mann 1, RitJain 2 1,2 Department of Electronics and Communication Engineering, LNCT Bhopal (M.P), (India)
More informationDESIGN OF A COMPACT REVERSIBLE READ- ONLY-MEMORY WITH MOS TRANSISTORS
DESIGN OF A COMPACT REVERSIBLE READ- ONLY-MEMORY WITH MOS TRANSISTORS Sadia Nowrin, Papiya Nazneen and Lafifa Jamal Department of Computer Science and Engineering, University of Dhaka, Bangladesh ABSTRACT
More informationImplementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
V. G. Santhi Swaroop et al Int. Journal of Engineering Research and Applications RESEARCH ARTICLE OPEN ACCESS Implementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
More informationDesign of Universal Shift Register Using Reversible Logic
International Journal of Engineering and Technology Volume 2 No. 9, September, 2012 Design of Universal Shift Register Using Reversible Logic 1 Md. Selim Al Mamun, 2 Indrani Mandal, 3 Md. Hasanuzzaman
More informationDesign of Reversible Logic based Basic Combinational Circuits
Communications on Applied Electronics (CAE) ISSN : 2394-4714 Foundation of Computer Science FCS, New York, USA Volume 5 No.9, September 2016 www.caeaccess.org Design of Reversible Logic based Basic Combinational
More informationReversible ALU Implementation using Kogge-Stone Adder
Reversible ALU Implementation using Kogge-Stone Adder K.Ravitejakhanna Student, Department of ECE SR Engineering College, Ch.Sridevi Reddy Asst.Professor, Department of ECE SR Engineering College, Abstract
More informationDesign and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic
Design and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic MadivalappaTalakal 1, G.Jyothi 2, K.N.Muralidhara 3, M.Z.Kurian 4 PG Student [VLSI & ES], Dept. of
More informationDESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES
DESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES Sudhir Dakey Faculty,Department of E.C.E., MVSR Engineering College Abstract The goal of VLSI has remained unchanged since many years
More informationOptimized design of BCD adder and Carry skip BCD adder using reversible logic gates
Optimized design of BCD adder and Carry skip BCD adder using reversible logic gates H R Bhagyalakshmi E&C Department BMS College of Engineering, Bangalore, Karnataka, India M K Venkatesha E&C Department
More informationDesign of Reversible Code Converters Using Verilog HDL
Design of Reversible Code Converters Using Verilog HDL Vinay Kumar Gollapalli M. Tech (VLSI Design), K Koteshwarrao, M. Tech Assistant Professor, SSGN Srinivas, M. Tech Associate Professor & HoD, ABSTRACT:
More informationConference on Advances in Communication and Control Systems 2013 (CAC2S 2013)
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) VLSI IMPLEMENTATION OF OPTIMIZED REVERSIBLE BCD ADDER Ruchi Gupta 1 (Assistant Professor, JPIET, MEERUT), Shivangi Tyagi 2
More informationInternational Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0020 ISSN (Online): 2279-0039 International
More informationENERGY EFFICIENT DESIGN OF REVERSIBLE POS AND SOP USING URG
ENERGY EFFICIENT DESIGN OF REVERSIBLE POS AND SOP USING URG Mr.M.Saravanan Associate Professor, Department of EIE Sree Vidyanikethan Engineering College, Tirupati. mgksaran@yahoo.com Dr.K.Suresh Manic
More informationA New Approach for Designing of 3 to 8 Decoder and It s Applications Using Verilog HDL
A New Approach for Designing of 3 to 8 Decoder and It s Applications Using Verilog HDL P.Anirudh Goud PG-Scholar (VLSI Design) Department of ECE, Krishna Murthy Institute of Technology & Engineering, Edulabad,
More informationOPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES. India. Andhra Pradesh India,
OPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES S.Sushmitha 1, H.Devanna 2, K.Sudhakar 3 1 MTECH VLSI-SD, Dept of ECE, ST. Johns College of Engineering
More informationA Novel Design for carry skip adder using purity preserving reversible logic gates
A Novel Design for carry skip adder using purity preserving reversible logic gates Abstract: The reversible logic is a most popular and emerging field in low power consideration. It will be having many
More informationDepartment of ECE, Assistant professor, Sri Padmavatimahilavisvavidyalayam, Tirupati , India
American International Journal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationReversible Circuit Using Reversible Gate
Reversible Circuit Using Reversible Gate 1Pooja Rawat, 2Vishal Ramola, 1M.Tech. Student (final year), 2Assist. Prof. 1-2VLSI Design Department 1-2Faculty of Technology, University Campus, Uttarakhand Technical
More informationPERFORMANCE ANALYSIS OF CLA CIRCUITS USING SAL AND REVERSIBLE LOGIC GATES FOR ULTRA LOW POWER APPLICATIONS
PERFORMANCE ANALYSIS OF CLA CIRCUITS USING SAL AND REVERSIBLE LOGIC GATES FOR ULTRA LOW POWER APPLICATIONS K. Prasanna Kumari 1, Mrs. N. Suneetha 2 1 PG student, VLSI, Dept of ECE, Sir C R Reddy College
More informationHigh Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 11, Issue 04 (April 2015), PP.72-77 High Speed Time Efficient Reversible ALU Based
More informationA Novel Reversible Gate and its Applications
International Journal of Engineering and Technology Volume 2 No. 7, July, 22 Novel Reversible Gate and its pplications N.Srinivasa Rao, P.Satyanarayana 2 Department of Telecommunication Engineering, MS
More informationOptimization of reversible sequential circuits
WWW.JOURNALOFCOMPUTING.ORG 208 Optimization of reversible sequential circuits Abu Sadat Md. Sayem, Masashi Ueda Abstract In recent year s reversible logic has been considered as an important issue for
More informationDownloaded from
Proceedings of The Intl. Conf. on Information, Engineering, Management and Security 2014 [ICIEMS 2014] 309 Implementation of Novel Reversible Multiplier Architecture Using Reversible 4*4 TSG Gate T. SaiBaba
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 6, June ISSN
International Journal of Scientific & Engineering Research, Volume 6, Issue 6, June-2015 333 Design and Performance Analysis of Reversible Carry Look-ahead Adder and Carry Select Adder < Santosh Rani>
More informationISSN Vol.03, Issue.03, June-2015, Pages:
ISSN 2322-0929 Vol.03, Issue.03, June-2015, Pages:0271-0276 www.ijvdcs.org Design of Low Power Arithmetic and Logic Unit using Reversible Logic Gates LAKSHMIKANTHA MN 1, ANURADHA MG 2 1 Dept of ECE (VLSI
More informationDesign of a Novel Reversible ALU using an Enhanced Carry Look-Ahead Adder
Design of a Novel Reversible ALU using an Enhanced Carry Look-Ahead Adder *K.JYOTHI **Md.ASIM IQBAL *M.TECH Dept Of ECE, KAKATHIYA UNIVERSITY OF ENGINEERING AND TECHNOLOGY **Asst. prof Dept of ECE, KAKATHIYA
More informationDesign and Synthesis of Sequential Circuit Using Reversible Logic
ISSN: 2278 0211 (Online) Design and Synthesis of Sequential Circuit Using Reversible Logic Mr. Sandesh.N.G PG Student, VLSI Design and Embedded System, B.G.S. Institute of Technology, B.G.Nagar, Karnataka,
More informationA NEW DESIGN TECHNIQUE OF REVERSIBLE GATES USING PASS TRANSISTOR LOGIC
Journal of Engineering Science 0(0), 00, 5- A NEW DESIGN TECHNIQUE OF REVERSIBLE GATES USING PASS TRANSISTOR LOGIC Md. Sazzad Hossain, Md. Minul Hasan, Md. Motiur Rahman and A. S. M. Delowar Hossain Department
More informationA More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC
International Journal of Computational Engineering Research Vol, 04 Issue, 2 A More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC Shefali Mamataj 1,Biswajit Das 2,Anurima Rahaman
More informationPower Minimization of Full Adder Using Reversible Logic
I J C T A, 9(4), 2016, pp. 13-18 International Science Press Power Minimization of Full Adder Using Reversible Logic S. Anandhi 1, M. Janaki Rani 2, K. Manivannan 3 ABSTRACT Adders are normally used for
More informationImplementation of Reversible Control and Full Adder Unit Using HNG Reversible Logic Gate
Implementation of Reversible Control and Full Adder Unit Using HNG Reversible Logic Gate Naresh Chandra Agrawal 1, Anil Kumar 2, A. K. Jaiswal 3 1 Research scholar, 2 Assistant Professor, 3 Professor,
More informationDesign of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG)
Design of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG) Vinay Kumar Department of ECE PEC University Of Technology. Chandigarh, India Vinaykdz@gmail.com
More informationDesign of Efficient Adder Circuits Using PROPOSED PARITY PRESERVING GATE (PPPG)
Design of Efficient Adder Circuits Using PROPOSED PARITY PRESERVING GATE (PPPG) Krishna Murthy M 1, Gayatri G 2, Manoj Kumar R 3 1 Department of ECE, MVGRCE, Vizianagaram, Andhra Pradesh krishnamurthy_madaka@yahoo.co.in
More informationDESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT Rakshith Saligram 1
More informationA Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor. Soudebeh Boroumand
A Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor Soudebeh Boroumand Department of Computer Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran sb.boroumand@gmail.com
More informationAn Optimized BCD Adder Using Reversible Logic Gates
Vol.2, Issue.6, Nov-Dec. 2012 pp-4527-4531 ISSN: 2249-6645 An Optimized BCD Adder Using Reversible Logic Gates K.Rajesh 1, D A Tatajee 2 1, 2 Department of ECE, A I E T, Visakhapatnam, India, ABSTRACT:
More informationDESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES
DESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES Boddu Suresh 1, B.Venkateswara Reddy 2 1 2 PG Scholar, Associate Professor, HOD, Dept of ECE Vikas College of Engineering
More informationA NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSISTOR GATES
A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSISTOR GATES Md. Sazzad Hossain 1, Md. Rashedul Hasan Rakib 1, Md. Motiur Rahman 1, A. S. M. Delowar Hossain 1 and Md. Minul Hasan
More informationQuantum Cost Optimization for Reversible Carry Skip BCD Adder
International Journal of Science and Technology Volume 1 No. 10, October, 2012 Quantum Cost Optimization for Reversible Carry Skip BCD Adder Md. Selim Al Mamun, Indrani Mandal, Uzzal Kumar Prodhan Department
More informationDESIGN OF OPTIMAL CARRY SKIP ADDER AND CARRY SKIP BCD ADDER USING REVERSIBLE LOGIC GATES
Journal of Computer Science 10 (5): 723-728, 2014 ISSN: 1549-3636 2014 doi:10.3844/jcssp.2014.723.728 Published Online 10 (5) 2014 (http://www.thescipub.com/jcs.toc) DESIGN OF OPTIMAL CARRY SKIP ADDER
More informationDesign of Reversible Comparators with Priority Encoding Using Verilog HDL
Design of Reversible Comparators with Priority Encoding Using Verilog HDL B.Chaitanya Latha M.Tech (VLSI SD), Alfa College of Engineering and Technology. V.Praveen Kumar, M.Tech (DSP) Associate Professor,
More informationA novel design approach of low power consuming Decoder using Reversible Logic gates
A novel design approach of low power consuming Decoder using Reversible Logic gates Jugal Bhandari Geethanjali College of Engg & Tech, Department of Electronics & Communication Engineering, Cheeryala (V),
More informationDesign of a Compact Reversible Random Access Memory
Design of a Compact Reversible Random Access Memory Farah Sharmin, Md. Masbaul Alam Polash, Md. Shamsujjoha, Lafifa Jamal, Hafiz Md. Hasan Babu Dept. of Computer Science & Engineering, University of Dhaka,
More informationBasic Logic Gate Realization using Quantum Dot Cellular Automata based Reversible Universal Gate
Basic Logic Gate Realization using Quantum Dot Cellular Automata based Reversible Universal Gate Saroj Kumar Chandra Department Of Computer Science & Engineering, Chouksey Engineering College, Bilaspur
More informationDesign and Optimization of Asynchronous counter using Reversible Logic
Design and Optimization of Asynchronous counter using Reversible Logic Mr Harish k PG scholar Department of ECE, RVCE RVCE, Bengaluru Mrs. Chinmaye R, Asst.Professor Department of ECE,RVCE RVCE, Bengaluru
More informationCircuit for Revisable Quantum Multiplier Implementation of Adders with Reversible Logic 1 KONDADASULA VEDA NAGA SAI SRI, 2 M.
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Circuit for Revisable Quantum Multiplier Implementation of Adders with Reversible
More informationDesign and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates
Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates B.BharathKumar 1, ShaikAsra Tabassum 2 1 Research Scholar, Dept of ECE, Lords Institute of Engineering & Technology,
More informationAn FPGA Implementation of Energy Efficient Code Converters Using Reversible Logic Gates
An FPGA Implementation of Energy Efficient Code Converters Using Reversible Logic Gates Rakesh Kumar Jha 1, Arjun singh yadav 2 Assistant Professor, Dept. of ECE, Corporate Institute of Science & Technology,
More informationCarry Bypass & Carry Select Adder Using Reversible Logic Gates
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 2 Issue 4 April, 2013 Page No. 1156-1161 Carry Bypass & Carry Select Adder Using Reversible Logic Gates Yedukondala
More informationDesign & Performance Analysis of 8-Bit Low Power Parity Preserving Carry- Look Ahead Adder
Design & Performance Analysis of 8-Bit Low Power Parity Preserving Carry- Look Ahead Adder Palak Sharma 1, Amandeep Singh Bhandari 2, Dr. Charanjit Singh 3 1 M. Tech Student, Deptt. of Electronics and
More informationOptimized Reversible Programmable Logic Array (PLA)
Journal of Advances in Computer Research Quarterly ISSN: 28-6148 Sari Branch, Islamic Azad University, Sari, I.R.Iran (Vol. 4, No. 1, February 213), Pages: 81-88 www.jacr.iausari.ac.ir Optimized Reversible
More informationOptimized Nanometric Fault Tolerant Reversible BCD Adder
Research Journal of pplied Sciences, Engineering and Technology 4(9): 167-172, 212 ISSN: 24-7467 Maxwell Scientific Organizational, 212 Submitted: October 31, 211 ccepted: December 9, 211 Published: May
More informationDesign of Reversible Synchronous Sequential Circuits
Design of Reversible Synchronous Sequential Circuits Sonawane Parag Narayan 1, Hatkar Arvind Pandurang 2 1 E&TC,SVIT Chincholi 2 E&TC,SVIT Chincholi Abstract In early 70`s one computer requires one whole
More informationQuantum Cost efficient Reversible Multiplier
Quantum Cost efficient Reversible Multiplier Mandeep Kaur, Chakshu Goel Abstract Increasing demand for reducing power dissipation in digital multipliers has led to new mode of computation for multiplier
More informationA Novel Ternary Content-Addressable Memory (TCAM) Design Using Reversible Logic
2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems A Novel Ternary Content-Addressable Memory (TCAM)
More informationASIC Design of Reversible Full Adder/Subtractor Circuits
ASIC Design of Reversible Full Adder/Subtractor Circuits Srinivas Boosaraju PG Scholar, Department of VLSI System Design, Department of Electronics & Communication Engineering, IARE, Hyderabad.. ABSTRACT:
More informationThe Implementation of Reversible Gates in Design of 1bit, 4-bit ALU and 8b/10b Encoder & Decoder
esearch India ublications. http://www.ripublication.com The Implementation of eversible Gates in of bit, -bit ALU and 8b/0b Encoder & Decoder Nayana D.K, ujatha B.K 2 esearch cholar, Jain University, Associate
More informationTwo-Qubit Quantum Gates to Reduce the Quantum Cost of Reversible Circuit
11 41st IEEE International Symposium on Multiple-Valued Logic Two-Qubit Quantum Gates to Reduce the Quantum Cost of Reversible Circuit Md. Mazder Rahman, Anindita Banerjee, Gerhard W. Dueck, and Anirban
More informationFPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC
FPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC Shwetha. S Patil 1, Mahesh Patil 2, Venkateshappa 3 Assistant Professor 1,PG Student 2, Professor 3 1,2,3 Dept. of ECE, 1 MVJ
More informationLow Power and High Speed BCD Adder using Reversible Gates
Low Power and High Speed BCD Adder using Reversible Gates Pradeep S R PraveenKumar Prathibha S R Abstract Reversible logic is one of the emerging technologies having promising applications in quantum computing.
More informationOn the Analysis of Reversible Booth s Multiplier
2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems On the Analysis of Reversible Booth s Multiplier
More informationLiterature Review on Multiplier Accumulation Unit by Using Hybrid Adder
Literature Review on Multiplier Accumulation Unit by Using Hybrid Adder Amiya Prakash M.E. Scholar, Department of (ECE) NITTTR Chandigarh, Punjab Dr. Kanika Sharma Assistant Prof. Department of (ECE) NITTTR
More informationDesign of Optimized Reversible Binary and BCD Adders
Design of Optimized Reversible Binary and BCD Adders G.Naveen kumar M. Tech, Department of Electronics and Communication Engineering Brilliant engineering college Hyderabad, India Y. Ravinder Assistant
More informationOnline Testable Reversible Circuits using reversible gate
Online Testable Reversible Circuits using reversible gate 1Pooja Rawat, 2Vishal Ramola, 1M.Tech. Student (final year), 2Assist. Prof. 1-2VLSI Design Department 1-2Faculty of Technology, University Campus,
More informationAn Efficient Reversible Design of BCD Adder
An Efficient Reversible Design of BCD Adder T.S.R.Krishna Prasad 1, Y.Satyadev 2 1 Associate Professor in Gudlavalleru Engineering College Department of ECE, e-mail: ad2prasad@gmail.com 2 Student of Gudlavalleru
More informationOPTIMIZED MULTIPLIER USING REVERSIBLE MULTI- CONTROL INPUT TOFFOLI GATES
OPTIMIZED MULTIPLIER USING REVERSILE MULTI- CONTROL INPUT TOFFOLI GTES H R hagyalakshmi 1 and M K Venkatesha 2 1 Department of Electronics and Communication Engineering, M S College of Engineering, Visvesvaraya
More informationDesign of 16 Bit Adder Subtractor with PFAG and TG Gates Using Verilog HDL
International Journal of Engineering Science and Generic Research (IJESAR) Available Online at www.ijesar.in Journal Index In ICI World of Journals - ICV 2016 68.35 Volume 4; Issue 5; September-October;
More informationDesign and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems
World pplied Sciences Journal 4 (6): 787-792, 2008 ISSN 1818-4952 IDOSI Publications, 2008 Design and Optimization of Reversible CD dder/subtractor Circuit for Quantum and Nanotechnology ased Systems 1
More informationReversible Implementation of Ternary Content Addressable Memory (TCAM) Interface with SRAM
International Journal of Electrical Electronics Computers & Mechanical Engineering (IJEECM) ISSN: 2278-2808 Volume 5 Issue 4 ǁ April. 2017 IJEECM journal of Electronics and Communication Engineering (ijeecm-jec)
More informationLakshmi Narain College of Technology, Bhopal (M.P.) India
Volume 5, Issue 2, February 2015 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com An Extensive
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BY AENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2015 Special 9(17): pages 50-57 Open Access Journal Design and Implementation
More informationDesign of 8-Bit and 16-Bit Adder-Subtractor with Optimized Power and Quantum Cost
Design of 8-Bit and 16-Bit Adder-Subtractor with Optimized Power and Quantum Cost Prinkle Wadhawan 1, Amandeep Singh Bhandari 2 1,2 Department of ECE, Punjabi University Patiala Abstract: Reversible logic
More informationDesign &Implementation 16-Bit Low Power Full Adder using Reversible Logic Gates
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 02, 2014 ISSN (online): 2321-0613 Design &Implementation 16-Bit Low Full Adder using Reversible Logic Gates Patel Fenil
More informationSCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL ADDERS
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL ADDERS Abstract M.Bharathi 1, K.Neelima 2 1 Assistant Professor, ECE Department, Sree Vidyanikethan Engineering College(Autonomous),Tirupati-517102,
More informationPERFORMANCE EVALUATION OF REVERSIBLE VEDIC MULTIPLIER
PERFORMANCE EVALUATION OF REVERSIBLE VEDIC MULTIPLIER Gowthami P. and R. V. S. Satyanarayana Department of Electronics and Communication Engineering, SVUCE, Sri Venkateswara University, Tirupati, Andhra
More informationDesign of Low Power Adder and Multiplier Using Reversible Logic Gates
Associate Associate Assistant Assistant IJISET - International Journal of Innovative Science, Engineering & Technology, Vol. 2 Issue 9, September 2015. Design of Low ower Adder and Multiplier Using Reversible
More informationCombinational Logic. By : Ali Mustafa
Combinational Logic By : Ali Mustafa Contents Adder Subtractor Multiplier Comparator Decoder Encoder Multiplexer How to Analyze any combinational circuit like this? Analysis Procedure To obtain the output
More informationPERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER
ISSN: 2395-1680 (ONLINE) DOI: 10.21917/ijme.2016.0037 ICTACT JOURNAL ON MICROELECTRONICS, JULY 2016, VOLUME: 02, ISSUE: 02 PERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER Richa Shukla 1 and Vandana Niranjan
More informationImplementing a Full Adder/ Full Subtractor Using Parity Conserving Reversible Gates P. Nagaraju [1], Y. Lahari [2]
RESEARCH ARTICLE Implementing a Full Adder/ Full Subtractor Using Parity Conserving Reversible Gates P. Nagaraju [1], Y. Lahari [2] Professor [1], UG Scholar [2] Dept. of Electronics and Communication
More informationOptimized Reversible Vedic multipliers for High Speed Low Power Operations
Optimized Reversible Vedic multipliers for High Speed Low Power Operations K. Parameswarareddy 1 PG Student, Department of ECE Sri krishna devaraya engineering college Nh-44,Gooty, Ananthapuramu, Andhra
More informationDesign of a compact reversible binary coded decimal adder circuit
Journal of Systems Architecture 52 (2006) 272 282 www.elsevier.com/locate/sysarc Design of a compact reversible binary coded decimal adder circuit Hafiz Md. Hasan Babu *, Ahsan Raja Chowdhury Department
More informationNovel Pipelined Vedic Multiplier Constituted With Reversible Logic
Novel Pipelined Vedic Multiplier Constituted With Reversible Logic Purna Chandrika Avvari M.Tech Student Department ECE Guntur Engineering College, Guntur, Andrapradesh, India. ABSTRACT Multiplication
More informationA VLSI Design of Power Efficient Reversible Logic Gates for Arithmetic and Logical Unit
RESEARCH ARTICLE A VLSI Design of Power Efficient Reversible Logic Gates for Arithmetic and Logical Unit Rahul Mandaogade 1, Prof.P.R.Indurkar 2, Prof R. D.Kadam 3, Department of electronics and telecommunication,bdce
More informationReversible Multiplier with Peres Gate and Full Adder.
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 3, Ver. VI (May - Jun. 2014), PP 43-50 Reversible Multiplier with Peres Gate and
More informationVHDL Implementation of Reversible Full Adder using PERES Gate
VHDL Implementation of Reversible Full Adder using PERES Gate Md. Riyaj 1, Anshul Gangwar 2, Gagan Goyal 3 M-tech ScholarSuresh Gyan Vihar University, Jaipur,India 1, M-tech ScholarSuresh Gyan Vihar University,
More information