DocumentToPDF trial version, to remove this mark, please register this software.

Similar documents
The Potential of Carbon-based Memory Systems l

Emerging Memory Technologies

EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies

RAJASTHAN TECHNICAL UNIVERSITY, KOTA

1. Introduction : 1.2 New properties:

Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1

Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1

Computers of the Future? Moore s Law Ending in 2018?

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?

PHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012

Semi-Conductors insulators semi-conductors N-type Semi-Conductors P-type Semi-Conductors

From Physics to Logic

ECE520 VLSI Design. Lecture 23: SRAM & DRAM Memories. Payman Zarkesh-Ha

Carbon Nanomaterials: Nanotubes and Nanobuds and Graphene towards new products 2030

Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches

3-month progress Report

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB

Semiconductor memories

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

Nanoelectronics. Topics

SEMICONDUCTOR MEMORIES

Final Reading Assignment: Travels to the Nanoworld: pages pages pages

Nanotechnology 5 th lecture

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

CHAPTER 11 Semiconductor Theory and Devices

Lecture 0: Introduction

There's Plenty of Room at the Bottom

Administrative Stuff

What are Carbon Nanotubes? What are they good for? Why are we interested in them?

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

Quantized Electrical Conductance of Carbon nanotubes(cnts)

NANOTECHNOLOGY FOR ELECTRONICS AND SENSORS APPLICATIONS

Carbon nanotubes in a nutshell. Graphite band structure. What is a carbon nanotube? Start by considering graphite.

Nanotechnology in Consumer Products

An Autonomous Nonvolatile Memory Latch

Most matter is electrically neutral; its atoms and molecules have the same number of electrons as protons.

Thin Film Transistors (TFT)

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Calculating Electronic Structure of Different Carbon Nanotubes and its Affect on Band Gap

Semiconductor Memories

CMOS Inverter. Performance Scaling

Carbon Nanotubes in Interconnect Applications

ECE 340 Lecture 39 : MOS Capacitor II

Lecture 25. Semiconductor Memories. Issues in Memory

Nanotechnology. Yung Liou P601 Institute of Physics Academia Sinica

Nano-mechatronics. Presented by: György BudaváriSzabó (X0LY4M)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Electronic structure and transport in silicon nanostructures with non-ideal bonding environments

Nanotechnology 3 rd lecture

Digital Integrated Circuits A Design Perspective

Physics 212. Lecture 11. RC Circuits. Change in schedule Exam 2 will be on Thursday, July 12 from 8 9:30 AM. Physics 212 Lecture 11, Slide 1

NANOTECHNOLOGY CHAPTER 1::INTRODUCTION

Lecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

Carbon nanotubes in a nutshell

ARCHITECTURE AND CAD FOR CARBON NANOMATERIAL INTEGRATED CIRCUITS SCOTT ERICK CHILSTEDT THESIS

GMU, ECE 680 Physical VLSI Design 1

SEU RADIATION EFFECTS ON GAA-CNTFET BASED DIGITAL LOGIC CIRCUIT

Inorganic compounds that semiconduct tend to have an average of 4 valence electrons, and their conductivity may be increased by doping.

The Chemistry of Everything Kimberley Waldron. Chapter topics

CS 152 Computer Architecture and Engineering

Chapter 13. Capacitors

materials, devices and systems through manipulation of matter at nanometer scale and exploitation of novel phenomena which arise because of the

Goal: To use DNA self-assembly to overcome the challenges of optical and e-beam lithography in creating nanoscale circuits.

Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger

ECE-470 Digital Design II Memory Test. Memory Cells Per Chip. Failure Mechanisms. Motivation. Test Time in Seconds (Memory Size: n Bits) Fault Types

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 8. This homework is due October 26, 2015, at Noon.

Agenda for Today. Elements of Physics II. Capacitors Parallel-plate. Charging of capacitors

Semiconductor Memories. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Paolo Spirito

Random Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr.

Overview of Nanotechnology Applications and Relevant Intellectual Property NANO POWER PATENTS

Multiple-Valued Logic Memory System Design Using Nanoscale Electrochemical Cells

Magnetic core memory (1951) cm 2 ( bit)

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

Unit 2: Structure and Bonding

Chapter 7. Sequential Circuits Registers, Counters, RAM

Chapter 3 Basics Semiconductor Devices and Processing

Memory, Latches, & Registers

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

SIMPLE D.C. CIRCUITS AND MEASUREMENTS Background

Electrostatics of Nanowire Transistors

Chapt ha e pt r e r 9 Capacitors

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Carbon Nanotubes: The Hub Of Nanoelectronics

Agenda for Today. Elements of Physics II. Capacitors Parallel-plate. Charging of capacitors

COMPARATIVE ANALYSIS OF CARBON NANOTUBES AS VLSI INTERCONNECTS

Semiconductor Memory Classification

Chapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory

Electrical Characterization with SPM Application Modules

Lecture 6 NEW TYPES OF MEMORY

Digital Electronics Part II - Circuits

A NEW APPROACH TOWARDS PROPERTY NANOMEASUREMENTS USING IN-SITU TEM

From Last Time. Several important conceptual aspects of quantum mechanics Indistinguishability. Symmetry

Optimization of MnO2 Electrodeposits using Graphenated Carbon Nanotube Electrodes for Supercapacitors

Electrical and Optical Properties. H.Hofmann

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Manufacture of Nanostructures for Power Electronics Applications

Transcription:

PAPER PRESENTATION ON Carbon Nanotube - Based Nonvolatile Random Access Memory AUTHORS M SIVARAM PRASAD Sivaram.443@gmail.com B N V PAVAN KUMAR pavankumar.bnv@gmail.com 1

Carbon Nanotube- Based Nonvolatile Random Access Memory Abstract Carbon nanotubes exhibit outstanding structural, mechanical and electronic properties, which make them ideal wires for molecular electronics. Nanotechnology proposes using nanoscale carbon structures as the basis for a memory device. Recent developments in nanodevices presented a new approach for a highly integrated, ultrafast, nonvolatile Random Access Memory (RAM) based on carbon nanotubes. A single-wall carbon nanotube would contain a charged buckyball. That buckyball will stick tightly to one end of the tube or the other. The bit value of the device is assigned depending on which side of the tube the ball is. The result is a high-speed, non-volatile bit of memory. A number of schemes have been proposed for the interconnection of these devices and examine some of the known electrical issues. This paper consists of the basic issues involved in building a RAM out of carbon nano-structures. An attempt has been made to simulate the various problems and challenges to frame the carbon nanotube memory devices. Introduction If the DRAM industry is to continue with its exponential rate of density improvement, it seems likely that there will need to be a radical change in the construction of memory devices at some point. Certainly quantum-dot devices have possibilities in this role. A different possibility is in the construction of a nanometer-sized memory device based on the selfassembly of buckyballs inside of carbon nanotubes. This bucky shuttle memory offers nonvolatility and 2

terahertz switching speeds. Also, each bit could require as little as two square nanometers. The possibilities of such SWNT in RAM are quite interesting. Current dynamic RAM requires both a transistor & capacitor (the transistor stores or releases a charge from the capacitor). And it s dynamic because the capacitor, which loses charge very quickly, needs to be refreshed constantly. The Carbon nanotubes are nonvolatile that is, once it s in an on or off state, it stays there, so there s no refreshing involved (saving processing time as well as work). The angle that the nanotubes bend when on is LESS than the buckling angle for Carbon nanotubes. With current Static RAM, 4-6 transistors are needed. 2 inverters (each with 2 transistors) with the input of one going to the output of the other store a bit, and 2 more for the read & write lines. Whereas a single nanotube can have several junctions, each storing a bit. The switching time (determined by the time to move the upper nanotube between the bitable states) is 100Ghz (MUCH faster than current processors). Also the storage capacity is incredible 116 gigs per square cm. Fullerene nanotubes Carbon atoms can form a number of very different structures, two of the better known are diamond and graphite. A new carbon structure, the buckyball, was discovered in 1985. Soon after, the nanotube was discovered. These carbon structures, collectively known as fullerenes, have been of great interest to the physics and chemistry communities. Graphite consists of sheets of carbon atoms in a hexagonal arrangement (see Figure 1). The sheets are very loosely connected to each other. Taking a 3

single sheet of graphite, cutting a long narrow strip and rolling it into a long, narrow tube would be a nanotube. The ends of the tubes usually form caps, as the dangling atoms will be receptive to forming bonds with their neighbours. The resulting structure is shown in (Figure 2). The electrical properties of the newly created nanotube depend upon the exact angle at which the graphite was cut. A cut along one of the edges of the hexagons would result in a conductive armchair nanotube. Other angles would result in semiconductors and even insulators. This chiral angle can range from 0 and 30. Figure 2 A carbon nanotube A buckyball can be thought of as the smallest of the nanotubes. It is simply the connection of the two caps with no tube in between, and consists of exactly 60 carbon atoms (see Figure 3). Its combination of hexagons and pentagons is exactly the same as that found on a soccer ball. Generally very short nanotubes with 70, or even 80 atoms are sometimes also called buckyballs. Figure 3 A buckyball The Nanomemory Device The proposed nanomemory device (NMD) consists of two parts: the capsule which holds the much smaller, charged shuttle. (Figure 4) shows an example where the capsule is a C 240 nanotube while the shuttle is a buckyball. The buckyball contains a potassium ion (K+), which gives the shuttle its charge. The outer dimensions of this capsule would be about 1.4nm in diameter and about 2.0nm in length. This K+ inside of a C 60 inside of a C 240 (K+@C 60 @C 240 ) structure is the smallest and simplest device that is considered. However other options such as longer capsules, which uses other nanotubes as shuttles, as well as having many charged shuttles inside of each NMD are promising. 4

The state of the memory device is determined by the location of the shuttle: if it is on one side of the capsule, it is treated as a 1 ; on the other it is treated as a 0. The Vander Waals forces between the tube and the shuttle will tightly bind the shuttle to one end of the tube or the other. There is an unstable equilibrium point when the shuttle is in the exact middle of the capsule, but the proposed scheme for writing to the device would prevent the shuttle from ever coming to rest there. Figure 4 An example nanomemory device Writing to the NMD the shuttle bound to either side of the capsule. The other two lines display the potential energy when a two-volt potential difference is applied. When such a voltage is applied there exists only one local minimum, and the shuttle will move to that side of the tube. It is with this two-volt potential difference that provides means to write to the NMD. In general the amount of voltage, which needs to be applied, depends upon the length of the capsule. A field of 0.1 volts/c is sufficient to move the shuttle from one side of the tube to the other. One important issue is how long it takes to perform a write to the NMD. Because of the bouncing effect observable in (Figure 6) it is necessary to wait for the buckyball to come to a stop. Generally the time to settle will be about 20 picoseconds. The potential energy of the shuttle at various locations in the NMD is shown in (figure 5). The solid line indicates the potential energy curve when no electric field is applied. The two potential energy wells are found when the shuttle is on one side of the capsule or the other. These wells keep 5 Figure 5 Potential energy of the shuttle at different locations in the capsule. The solid line is when no electric field is applied. The dashed lines are the potential energy when the two-volt potential difference is applied.

Figure 6 Location vs. time of the shuttle as a write is preformed. Time is in picoseconds. Reading from the NMD Writing to the nanomemory devices is the easy part; reading from them is much more challenging. Somehow the state of the device must be sensed. Numbers of ways have been proposed to perform a read. The first requires three wires to be connected to the capsule: one on each end, and one in the middle. The position of the buckyball is detected by examining the resistance between the middle wire of the nanotube and the ends. A lower resistance will be found on the end that has the shuttle. This three-wire solution has a number of problems, not the least of which is that making a connection to the middle of a nanotube seems difficult. However, a long capsule and shuttle would perhaps make this solution viable. A device without the middle wire would be easier to fabricate. The notion of a destructive read could be applied here. A read would then be performed in the same way as a write. During that write some current will flow if the shuttle moves from one side of the nanotube to the other. The total current that will flow is limited by the amount of charge held in the shuttles. It is this type of a read that makes a necessity to use many shuttles in our capsule to attempt to increase the amount of the current flow. Neither of these reading schemes is particularly satisfactory. From NMD to RAM Once the memory device is fabricated it will still be a challenge to integrate the devices into a large RAM cell. The two possible implementations are "metal-wired" and "nano-wired". The metal-wired approach is the most viable implementation. However, it is equally useful as a stepping-stone on the path to the nano-wired device, which offers tremendous density improvements. Metal-wired The easiest device to fabricate would replace the traditional DRAM capacitor/transistor memory cell with a large number of nanomemory devices. Current VLSI fabrication techniques 6

could be used, but with the addition of a layer of nano-devices. A forest of nanotubes has been already built, and a similar technique could be used to create a forest of memory devices between two conducting layers. (Figure 7a) is a representation of a 4-bit nanomemory device. (Figure 7b) shows a more detailed view of a single bit. A number of nanomemory devices are used to make up a single bit of memory. The number of devices per bit will depend upon the minimum line size of the lithography process used. With a 70nm wire width there could be nearly 1,000 nanomemory devices per bit. Considering how a write to the memory device in (Figure 7) will work: Nearly a voltage differential of 2.0 volts will move the shuttles from one side of the capsule to the other. In order to write a 0 to bit three, a +1.0 volt potential is applied to wire B and a -1.0 volt potential to wire D. If all the other wires are held at ground, only at the addressed bit will there be a strong enough electrical field to the shuttles. A 1 is written by reversing the voltages. Writing to an entire row (or column) would be a two-stage process. as the 1 s and the 0 s would have to be written at different times. Figure 7 (a) 4-bit nanomemory device with wires A, B, C, and D. (b) a singlebit using forest of NMDs. Considering a destructive read with a forest of nanotubes: Forest of nanotubes move a large number of charged ions. The data in the process of doing the read will get destroyed if those ions move. However, it can be written back later, much as it is handled in a traditional DRAM. This metal-wired carbon nanomemory device has a number of useful features. It is non-volatile, the device itself switches very quickly, and it would seem to be just as buildable using70nm lithography as it is using 350nm lithography. 7

Nano-wired In this scheme, the memory array is made entirely out of nanomemory devices and carbon nanowires. The metal wires are replaced by conducting nanotubes. Each bit of memory uses only a single NMD. The logic, senseamps and pads are made using traditional devices. It is similar to the metal-wired proposal. Nano-wires allow for very high densities, with each bit fitting in about two square nanometers. Laying out this network of carbon requires self-assembly techniques well beyond anything we can do today. Figure. 8. Suspended nanotube device architecture. (A) Threedimensional view of a suspended crossbar array showing four junctions with two elements in the ON (contact) state and two elements in the OFF (separated) state. The substrate consists of a conducting layer [e.g., highly doped silicon (dark gray)] that terminates in a thin dielectric layer [e.g., SiO2 (light gray)]. The lower nanotubes are supported directly on the dielectric film, whereas the upper nanotubes are suspended by periodic inorganic or organic supports (gray blocks). Each nanotube is contacted by a metal electrode (yellow blocks). (B) Top view of an n by m device array. The nanotubes in this view are represented by black crossing lines, and the support blocks for the suspended SWNTs are indicated by light gray squares. The electrodes used to address the nanotubes are indicated by yellow squares. 8

conclusion The proposed nanomemory device is one candidate for carrying memory devices beyond the limits of current DRAM technology. It has three important characteristics: it is small, non-volatile, and fast. At this point the carbon nanomemory has been simulated and buckyballs inside of nanotubes have been created, but a working memory device does not exist. Building it will be a challenge, but self-assemblingcarbon nanotechnology is an active research area with continuous and promising advances. References 1. S. Frank, P. Poncharal, Z.L. Wang, and W. A. de Heer, Carbon nanotube quantum resistors, 2. K. Yano, A 128Mb early prototype for gigascale singleelectron memories, 9