Ultra-low noise HEMTs for deep cryogenic lowfrequency and high-impedance readout electronics

Similar documents
Monolithic N-Channel JFET Duals

SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes

Monolithic N-Channel JFET Dual

Graphene and new 2D materials: Opportunities for High Frequencies applications

Supporting Information

Electrical Standards based on quantum effects: Part II. Beat Jeckelmann

Ir TES electron-phonon thermal conductance and single photon detection

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

2N5545/46/47/JANTX/JANTXV

Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor

ᣂቇⴚ㗔 䇸䉮䊮䊏䊠䊷䊁䉞䉪䉴䈮䉋䉎 䊂䉱䉟䊮䋺ⶄว 㑐䈫㕖ᐔⴧ䉻䉟䊅䊚䉪䉴䇹 ᐔᚑ22ᐕᐲ ળ䇮2011ᐕ3 4ᣣ䇮 ੩ᄢቇᧄㇹ䉨䊞䊮䊌䉴 㗄 A02 ኒᐲ 㑐ᢙᴺℂ 䈮ၮ䈨䈒㕖ᐔⴧ 䊅䊉䉴䉬䊷䊦㔚 વዉ䉻䉟䊅䊚䉪䉴 ઍ ᄢᎿ ㆺ

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

JFETs - MESFETs - MODFETs

Electronic transport in low dimensional systems

SUPPLEMENTARY FIGURES

Quantum physics in quantum dots

Monolithic N-Channel JFET Dual

Single ion implantation for nanoelectronics and the application to biological systems. Iwao Ohdomari Waseda University Tokyo, Japan

Intrinsic Electronic Transport Properties of High. Information

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Scanning Tunneling Microscopy

Transistor Noise Lecture 10 High Speed Devices

NiCl2 Solution concentration. Etching Duration. Aspect ratio. Experiment Atmosphere Temperature. Length(µm) Width (nm) Ar:H2=9:1, 150Pa

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

TRANSVERSE SPIN TRANSPORT IN GRAPHENE

Fig The electron mobility for a-si and poly-si TFT.

Effects of Antimony Near SiO 2 /SiC Interfaces

GaN based transistors

MOS Transistor Properties Review

Contactless Excitation of MEMS Resonant Sensors by Electromagnetic Driving

Resistance Thermometry based Picowatt-Resolution Heat-Flow Calorimeter

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

Supporting Online Material for

Monolithic N-Channel JFET Dual

Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor

ALD high-k and higher-k integration on GaAs

Microelectronics Part 1: Main CMOS circuits design rules

Introduction to semiconductor nanostructures. Peter Kratzer Modern Concepts in Theoretical Physics: Part II Lecture Notes

Exceptional ballistic transport in epigraphene. Walt de Heer Georgia Institute of Technology

MOS Capacitors ECE 2204

Graphene photodetectors with ultra-broadband and high responsivity at room temperature

Lecture 6: 2D FET Electrostatics

Terahertz sensing and imaging based on carbon nanotubes:

Monolithic N-Channel JFET Dual

Optimizing Graphene Morphology on SiC(0001)

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Wafer-scale fabrication of graphene

A. Optimizing the growth conditions of large-scale graphene films

MICROELECTRONIC CIRCUIT DESIGN Second Edition

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

single-electron electron tunneling (SET)

Control of the fabrication process for the sensors of the CMS Silicon Strip Tracker. Anna Macchiolo. CMS Collaboration

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

High-Resolution Gamma-Ray and Neutron Detectors For Nuclear Spectroscopy

Superconducting Single-photon Detectors

Nanoelectronics 09. Atsufumi Hirohata Department of Electronics. Quick Review over the Last Lecture

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.

Matched N-Channel JFET Pairs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Chapter 5 Nanomanipulation. Chapter 5 Nanomanipulation. 5.1: With a nanotube. Cutting a nanotube. Moving a nanotube

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs

A TES Bolometer for THz FT-Spectroscopy

CVD-3 LFSIN SiN x Process

CVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

Transport of Electrons on Liquid Helium across a Tunable Potential Barrier in a Point Contact-like Geometry

CVD-3 SIO-HU SiO 2 Process

Comparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate

Low Power FinFET ph-sensor with High-Sensitivity Voltage Readout

CVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process

Nanoscale Diodes Without p-n Junctions

Homework Assignment 08

Matched N-Channel JFET Pairs

Vertical charge transfer and lateral transport in. graphene/germanium heterostructures

Efficient electron transport on helium with silicon integrated circuits

Monolithic N-Channel JFET Dual

Molecular Electronics For Fun and Profit(?)

How a single defect can affect silicon nano-devices. Ted Thorbeck

Transistor Noise Lecture 14, High Speed Devices

Lecture 11: J-FET and MOSFET

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

Over Current Protection Circuits Voltage controlled DC-AC Inverters Maximum operating temperature of 175 C

Single-Molecule Junctions: Vibrational and Magnetic Degrees of Freedom, and Novel Experimental Techniques

Developing Quantum Logic Gates: Spin-Resonance-Transistors

Technology Development for InGaAs/InP-channel MOSFETs

Supplementary Figure 1. Supplementary Figure 1 Characterization of another locally gated PN junction based on boron

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Carbon Nanotube Electronics

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

ECE-305: Fall 2017 MOS Capacitors and Transistors

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

Hrudya Nair. COBDEN RESEARCH GROUP Nanodevice Physics Lab CAPACITOR BRIDGE

Metal-oxide-semiconductor field effect transistors (2 lectures)

Chapter 4 Field-Effect Transistors

META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE 560 MOS TRANSISTOR THEORY

Transcription:

Ultra-low noise HEMTs for deep cryogenic lowfrequency and high-impedance readout electronics Y. Jin, Q. Dong, Y.X. Liang, A. Cavanna, U. Gennser, L Couraud - Why cryoelectronics - Why HEMT - Noise characterization - Previous results - Input noise voltage - Input noise current - Noise and input capacitance - Applications - Conclusions and perspective CNRS/LPN, Marcoussis, France Laboratoire de Photonique et de Nanostructures http://www.lpn.cnrs.fr LPN

CNRS/LPN (http://www.lpn.cnrs.fr) one of the key national nanofabrication centers in France Fabrication Clean room : 1000m Molecular Beam Epitaxy III-V : AlGaAs/GaAs, (Al,In)GaAs/GaAs, InGaAsP/InP Lithography : e-beam nanolithography, Optical, Focused Ion Beam nanolithography Etching : Ion Beam Etching, Reactive Ion Etching Metal film deposition : Au, Ni, Co, Pt, Ti, W, Nb, Cr, Al Dielectric film deposition : Si, SiC, Si3N, SiO, AlO3 Packaging : MCP, bonding Analysis and e-transport characterization Transmission Electron Microscopy, X ray microscopy, STM, AFM, Low temperature and high vacuum STM, dilution cryostat with magnetic field, Hall effect, I-V, C(V), Noise spectrum analyzer

Why low-temperature electronics or cryoelectronics For most ultra-sensitive detectors: low-temperature low thermal noise (ktr) ½ 50MΩ: at 300K910nV/Hz ½ ; at.k108nv/hz ½ ; at 0mK 7.nV/Hz ½ Currently: 0mK High impedance Ge detector at 0 mk Long cable due to the long cable: - High capacitance limit time resolution - Microphonic noise limit the readable signal level Readout electronics > 100 K High performance cryoelectronics for high impedance readout electronics Low-temperature, low-power consumption and low-frequency noise

Why HEMT - comparison JFET, MOSFET and HEMT E F E V E C gate // P-N low 1/f noise non degenerate e - freeze-out at L.T condition: T>100K E F E C gate // oxide layer high 1/f noise degenerate e - no T limit small band gap δ doping large band gap E F E C gate // large gap 1/f noise? Degenerate e - no T limit

Noise characterization g d g s d e n i n s Channel voltage PSD Sv drain. K R L 300 K drain battery mf Voltage gain A = δv / δv v out ( ds) in( gs) relay g d amp. analyzer Equivalent input voltage PSD R in C in s A v A v-amp. source battery mf e nt =S v-drain /A v Channel effective impedance R = δv / δ I e out ds

Noise characterization R in relay. K g C in d s A v R L 300 K amp. Total equivalent input noise voltage e = e + e nt n ni Noise current induced noise voltage e = e e ni nt n Equivalent input noise current i = e / z n ni A v-amp. mf drain battery mf analyzer source battery e nt (V/Hz 1/ ) 10-8 10-9 10-10 e n i n 10 0 10 1 10 10 3 10 10 5 g f (Hz) d s Input 10 pf 50 pf 100 pf 300 pf 1 nf 50 Ω at. K

Previous results Mesoscopic devices at few tens mk for quantum ballistic transport investigation http://www.lpn.cnrs.fr/en/phynano/nanofet.php Fully ballistic 1D FET Appl. Phys. Lett. 97, 33505 (010) Un of the 1/f noise sources in HEMTs at.k: gate leakage current Appl. Phys. Lett. 99, 113505 (011) Input 1/f noise voltage in HEMTs at.k ~ 1/(C gs ) ½ J. Low Temp. Phys. 17, (01) Input white noise voltage in HEMT at.k ~ efi ds /(g m )

Input noise voltage (9 pf) Noise voltage HEMT with C gs = 9 pf, C gd = 7.8 pf I ds = 1 ma and V ds = 100 mv Gate Leakage current: I gs = -0. aa General: few tens of aa down to < 1 aa (aa=10-18 A) e n (V/Hz 1/ ) 10-9 8 10 0 10 10 f (Hz) e n simulat. at. K. K g R L Noise voltage:.3 nv/hz ½ at 1 Hz.1 nv/hz ½ at 10 Hz 0.7 nv/hz ½ at 100 Hz 0.3 nv/hz ½ at 1 khz d 300 K amp. drain battery mf analyzer A s v-amp. R source battery in A v e = e + e e nt ni n n mf

Input noise voltage: comparison Noise voltage: comparison with Si JFET 7 Input noise voltage (nv/sqrt(hz)) 5 3 1 InterFET JFETs at 300K NJ50L C gs = 100pF NJ1800DL C gs = 10pF CNRS/LPN HEMT at K C gs 9 pf 0 10 0 10 1 10 10 3 10 10 5 f (Hz) Laboratoire de Photonique et de Nanostructures http://www.lpn.cnrs.fr LPN

Input noise current (9 pf) e ni (V/Hz 1/ ) Noise current HEMT with C gs = 9 pf, C gd = 7.8 pf I ds = 1 ma and V ds = 100 mv Gate Leakage current: I gs = -0. aa Measured with different C input 10-8 10-9 10-10 10 0 10 1 10 10 3 10 10 5 f (Hz) Input 10 pf 50 pf 100 pf 300 pf 1 nf at. K. K g C in d s A v R L 300 K amp. A v-amp. e z e e z i drain battery mf analyzer mf ni / = nt n / = n source battery Noise current induced noise voltage with C input =10pF at 1 Hz 0 nv/hz ½ the total input capacitance (C gs +C input +(1+A v )C gd ) 150 pf impedance of 1 GΩ 0 aa/hz ½ at 1 Hz

Input noise charge (9 pf) Equivalent Noise Charge HEMT with C gs = 9 pf, C gd = 7.8 pf I ds = 1 ma and V ds = 100 mv Gate Leakage current: I gs = -0. aa Measured with different C input enc (e/hz 1/ ) 10 1 Input 10 pf 50 pf 100 pf 300 pf 1 nf. K g C in d s A v R L 300 K amp. A v-amp. drain battery mf analyzer mf source battery ene = e C + C + (1 + A ) C nt in gs v gd Equivalent noise charge with C input =10pF 5 e/hz ½ at 10 Hz 0.5 e/hz½ at 1 khz 10 0 10 1 10 10 3 10 10 5 f (Hz)

Input noise voltage at. K and gate configurations Gate surface g m (ms) For Ge detector. 10 µm 9pF 35 (with I ds =1mA, V ds =100mV) For microcalorimeter.0 10 µm pf 110 For mesoscopic sys..0 10 3 µm 5.3 pf g d (ms) 0.75 1.7 1.7 A v 8.7 3 10.3 @1Hz 1 @1Hz 30 @1Hz e n-1/f (nv/hz ½ ).1 @10Hz 0.73 @100Hz.5 @10Hz 1.5 @100Hz 11.7 @10Hz @100Hz 0.3 @1kHz 0.5 @1kHz 1. @1kHz e n-white (nv/hz ½ ) 0. 0.15 0.3 e n-1/f ~ 1 (C gs ) ½

Input noise current at. K and gate configurations Gate surface (with I ds =1mA, V ds =100mV) For Ge detector. 10 µm For microcalorimeter.0 10 µm For mesoscopic sys..0 10 3 µm g m (ms) g d (ms) 35 0.75 110 1.7 1.7 C input (pf) 10 10 5 A v-capa 5.3 @C input =10pF 7.3 @C input =10pF 5.1 @C input =5pF C gs (pf) C gd (pf) 9 7.8.5 3.7 5.3 1.1 C total (pf) 15 7 17 (πfc total ) -1 @1Hz (Ω) 1.0 10 9. 10 9 1 10 9 0 @1Hz.7 @1Hz 3.7 @1Hz i n (aa/hz ½ ) 3 @10Hz 1 @10Hz 11 @10Hz 105 @100Hz 7 @100Hz 3 @100Hz 33 @1kHz 09 @1kHz 100 @1kHz e ni (nv/hz ½ ) @1Hz (Ω) 0 1 59 i n-1/f ~(C gs ) ½

Applications For Ge detector For microcalorimeter For mesoscopic sys. Gate surface. 10 µm 9pF.0 10 µm pf.0 10 3 µm 5.3 pf For Ge detectors in dark matter search: SuperCDMS collaboration: http://cdms.berkeley.edu/cdms_collab.html EDELWEISS collaboration: see poster by C. Nones For microcalorimeter: presentation by X. de la Broïse For mesoscopic sys.: presentation by A. Anthore for the work on Quantum Limit of Heat Flow Across a Single Electronic Channel Published online 3 October 013 [DOI:10.11/science.1191] For power below 100µW down to 1nW: see poster by Q. Dong

Conclusions and perspectives - Specially designed and fabricated HEMTs at or below. K can replace Si JFETs with a better noise (current) performance - 1/f noise voltage can be reduced by increasing C gs - 1/f noise current can be decreased by reduce C gs - White noise below 0.1 nv/l Hz can be expected - High impedance cryogenic detectors, FIR, THz, Nuclear Phy. Acknowledgements This work was supported in part by the Réseau RENATECH, le RTRA Triangle de la Physique grants No. 008-015T and No. 009-00T and European FP7 space project CESAR grant No. 355. Q. D. is funded by the BDI CNRS/CEA. Laboratoire de Photonique et de Nanostructures http://www.lpn.cnrs.fr LPN

Noise voltage evolution with temperature Experimental observation e n (V/sqrt(Hz) 3 10-9 9 8 7 5 09OC18 µx1mm T = 78 K Vds = 0 mv, Ids = 0.5 ma T = 7 K T = 55 K T = K T = 3 K T = 5 K T = 1 K T = 8 K T =. K T = 1.7 K Input noise voltage at 100 Hz (nv/hz ½ ).0 3.5 3.0.5.0 1.5 1.0 HEMT @ Vds = 0 mv, Ids = 0.5 ma Input noise voltage at 100Hz Input white noise voltage 1.0 0.8 0. 0. 0. Input white noise voltage (nv/hz ½ ) 3 10 10 3 10 10 5 8 8 8 f (Hz) 0.5 0 0 0 Temperature (K) 0 80 Te n-1/f Te n-white