ELECTRONIC SYSTEMS. Real operational amplifiers. Electronic Systems - C2 28/04/ DDC Storey 1

Similar documents
EMBSY - B1 16/09/ /09/ EMBSY - B DDC. Output: V O = A d V d = A d (V 1 -V 2 ) 16/09/ EMBSY - B DDC 5.3.

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

FET Inrush Protection

Operational Amplifiers

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur

Chapter 11: Feedback and PID Control Theory

Chapter 11: Feedback and PID Control Theory

Dynamic Modeling and Analysis of Large-scale Power Systems in the DQ0 Reference Frame

Chapter 11: Feedback and PID Control Theory

Designing Information Devices and Systems II Fall 2017 Note Theorem: Existence and Uniqueness of Solutions to Differential Equations

RATIOMETRIC, LINEAR HALL-EFFECT SENSORS

ECE 422 Power System Operations & Planning 7 Transient Stability

A Novel Decoupled Iterative Method for Deep-Submicron MOSFET RF Circuit Simulation

An inductance lookup table application for analysis of reluctance stepper motor model

Analog and Telecommunication Electronics

Electronic Devices and Circuit Theory

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Analog and Telecommunication Electronics

Lecture 6: Control of Three-Phase Inverters

Chapter 11: Feedback and PID Control Theory

D is the voltage difference = (V + - V - ).

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Chapter 31: RLC Circuits. PHY2049: Chapter 31 1

onlinecomponents.com

OPERATIONAL AMPLIFIER APPLICATIONS

Experimental Determination of Mechanical Parameters in Sensorless Vector-Controlled Induction Motor Drive

Chapter 6. Electromagnetic Oscillations and Alternating Current

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

CMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 16

IPMSM Inductances Calculation Using FEA


The new concepts of measurement error s regularities and effect characteristics

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

2013 Feb 13 Exam 1 Physics 106. Physical Constants:

4. CONTROL OF ZERO-SEQUENCE CURRENT IN PARALLEL THREE-PHASE CURRENT-BIDIRECTIONAL CONVERTERS

6. Friction and viscosity in gasses

5-V Low-Drop Fixed Voltage Regulator TLE 4269

Feedback Control G 1+FG A

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

AUTOMOTIVE CURRENT TRANSDUCER OPEN LOOP TECHNOLOGY HAH1BVW S/08

12.11 Laplace s Equation in Cylindrical and

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

u t v t v t c a u t b a v t u t v t b a

A Simple Model for the Calculation of Plasma Impedance in Atmospheric Radio Frequency Discharges

Design A Robust Power System Stabilizer on SMIB Using Lyapunov Theory

I2 C Compatible Digital Potentiometers AD5241/AD5242

Frequency Dependent Aspects of Op-amps

Dynamics of a Microgrid Supplied by Solid Oxide Fuel Cells 1

CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Inverter: A First Look

Circuit-Based Induction Motor Drive Reliability under Different Control Schemes and Safe-Mode Operation

Control of a PEM Fuel Cell Based on a Distributed Model

SGM nA, Single Rail-to-Rail I/O Operational Amplifier

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes Capacitors Transistors

SGM nA, Dual Rail-to-Rail I/O Operational Amplifier

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

CMOS Inverter: CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Properties.

ECE341 Test 2 Your Name: Tue 11/20/2018

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA.

ECEN 325 Electronics

Transmission Line Matrix (TLM) network analogues of reversible trapping processes Part B: scaling and consistency

SYNCHRONOUS SEQUENTIAL CIRCUITS

1. The electron volt is a measure of (A) charge (B) energy (C) impulse (D) momentum (E) velocity

Vehicle Stability Improvement Based on Electronic Differential Using Sliding Mode Control

Chapter 10 Feedback. PART C: Stability and Compensation

UNISONIC TECHNOLOGIES CO., LTD TDA7269

A Comparison between a Conventional Power System Stabilizer (PSS) and Novel PSS Based on Feedback Linearization Technique

Dip Solder Test/Processing

19 Eigenvalues, Eigenvectors, Ordinary Differential Equations, and Control

Section 1: Common Emitter CE Amplifier Design

'HVLJQ &RQVLGHUDWLRQ LQ 0DWHULDO 6HOHFWLRQ 'HVLJQ 6HQVLWLYLW\,1752'8&7,21

PT5108. High-PSRR 500mA LDO GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS. Ripple Rejection vs Frequency. Ripple Rejection (db)

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

Designing Information Devices and Systems II Spring 2019 A. Sahai, J. Roychowdhury, K. Pister Midterm 1: Practice

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files

Nonlinear Adaptive Ship Course Tracking Control Based on Backstepping and Nussbaum Gain

Switched Capacitor: Sampled Data Systems

IH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.

Statics. There are four fundamental quantities which occur in mechanics:

Calculus in the AP Physics C Course The Derivative

Determine Power Transfer Limits of An SMIB System through Linear System Analysis with Nonlinear Simulation Validation

CURRENT ELECTRICITY Q.1

Operational amplifiers (Op amps)

Stability and Frequency Compensation

Suppression Method of Rising DC Voltage for the Halt Sequence of an Inverter in the Motor Regeneration

PRODUCTION DATA SHEET

Lecture 7: Transistors and Amplifiers

Sliding mode approach to congestion control in connection-oriented communication networks

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Modeling time-varying storage components in PSpice

RoHS COMPLIANCE ITEM Halogen and Antimony Free

Chapter 13 Small-Signal Modeling and Linear Amplification

Compact Modeling of Graphene Barristor for Digital Integrated Circuit Design

TMA 4195 Matematisk modellering Exam Tuesday December 16, :00 13:00 Problems and solution with additional comments

Pipelined multi step A/D converters

STRAIN GAUGE MEASUREMENT

Core Technology Group Application Note 3 AN-3

Operational Amplifiers

Transcription:

Politecnico i Torino ICT school Lesson C2 Real Op mp parameters an moel ELECTRONIC SYSTEMS C OPERTIONL MPLIFIERS C.2 Real Op mp an examples» Real Op mp parameters an moel» Static an ynamic parameters» Gain Banwith, Slew Rate» Op mp ata sheet analysis Static parameters Differential gain, output saturation, Input currents, offset voltage Dynamic parameters Gain Banwith, Slew Rate Op mp ata sheet analysis Maximum ratings Electrical characteristics 28/04/2009 1 ElnSysC2 2009 DDC 28/04/2009 2 ElnSysC2 2009 DDC Real operational amplifiers 5.5 Ieal Op mp So far we have assume the use of ieal opamps these have v =, R i = an R o = 0 Real components o not have these ieal characteristics (though in many cases they approximate to them) In this section we will look at the characteristics of typical evices perhaps the most wiely use general purpose opamp is the 741 ctually I, I = 0 Ol, ifficult to get; will use TI081/2/4 Output: V O = V = (V 1 V 2 ) Gain Input currents = 0 From» V = V O / = 0» Input ifferential current (input mesh) = 0 V 1 V 2 I V I V O = V 12.3 Storey, Electronics: Systems pproach, 3 r Eition Pearson Eucation Limite 2006 28/04/2009 4 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 1

ctual Op mp Moels for real Op mp Differential gain high but not infinite; ifferential input voltage V small but not 0 Input currents I, I small but not 0 Nonlinear, frequency epenent transfer function = f(v, V, ω, ) Limite banwith ( ecreases for high ω) Influence of external parameters temperature, power supply, New moels to take into account these effects Real Op mp How to get real Op mp moels: Remove the ieal assumptions one at a time:» Infinite gain / ifferential input voltage V = 0» Input currents I, I = 0» Fully balance inputs / no offset» Unlimite banwith» Linearity Define specific moels, which take into account each parameter How to evaluate behavior of real Op mp Evaluate the effects of each parameter using specific moel the various effects (linear system assumption) 28/04/2009 5 ElnSysC2 2009 DDC 28/04/2009 6 ElnSysC2 2009 DDC Finite ifferential gain Feeback gain an loop gain T Rni: Gain with feeback, consiering the value of V = V U Rni 1 β = R R 2 VU 1 VI = V VE = βvu = VU β VU 1 1 1 = = = V 1 1 I β β 1 β V I V V V E R1 V U Loop gain β T Rni Rni VU 1 1 = = V 1 I β 1 β 1 1 = β 1 1 T Check: When, also T ; Rni Ri The real feeback gain becomes the ieal feeback gain V I V V V E R1 V U 28/04/2009 7 ElnSysC2 2009 DDC 28/04/2009 8 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 2

Ieal an actual gain Effect of in feeback circuits Gain error: 1 Ri = β 1 1 Rni = β 1 1 T 1 1 εg = = T β Ri 1 ( 1...) T Gain with real Op mp: lways lower than ieal gain Gain error proportional to 1/(β), or 1/T V I V V R1 V U Gain error proportional with 1/(β) = 1/T V V amplifiers: Output resistance Ru low but not 0: less than Ro (Op mp)» By a factor (β1) β = T (usually high) Input resistance Ri large, but not infinite: higher than Ri» By a factor (β1) β = T (usually high) Errors are small if T = β is large β is a esign spec (Ieal gain: 1/β)» with high feeback gain (small β) errors increase epens on the Op mp» the esigner can select (Op mp parameter). 28/04/2009 9 ElnSysC2 2009 DDC 28/04/2009 10 ElnSysC2 2009 DDC Effects of feeback on the Gain 5.7 Offset error negative feeback reuces gain from to /(1 B) in return for this loss of gain we get consistency, provie that the openloop gain is much greater than the closeloop gain (that is, >> 1/B) using negative feeback, stanar cookbook circuits can be use greatly simplifying the esign these can be analyze without a etaile knowlege of the opamp itself 12.11 Storey, Electronics: Systems pproach, 3 r Eition Pearson Eucation Limite 2006 Ieal Op mp: = 0 when Vi = 0 Real: Op mp 0 when Vi = 0» Internal an external mismatches OFFSET error V I = 0 How to evaluate an keep uner control? 28/04/2009 12 ElnSysC2 2009 DDC V U Vi R1 2009 DDC 2006 Storey 3

Input an output offset Moel for Voff Output offset: off Value of when Vi = 0 Can be moele as input unbalance (Vioff) off = Vioff x Gain Input offset: Vioff Value of Vi which makes = 0 Goal: minimum off Two techniques» Reuce causes» Correct effects» Both: reice causes an correct effects off Vioff Vi The output offset can be moele by a Voff unbalance in the input loop When Vi = Voff, Ve = 0; = 0. Voff is the voltage to apply at Vi to get = 0. (Voff) = Voff (R1)/ V I V OFF Op mp moel with input offset voltage V Ieal Op mp V E R1 V U 28/04/2009 13 ElnSysC2 2009 DDC 28/04/2009 14 ElnSysC2 2009 DDC Input currents Total output offset The currents at input pins are small but not zero They contribute to the total output offset voltage How to limit the error cause by input currents? Op mps with MOSFET input have very low input V I currents negligible effects Select R3 = R1//. R3 oes not influence the transfer function V = I x R: keep value of resistors low (for actual value, check Op mp specs) R1 R3 I I V U Output offset comes from two main sources Input offset voltage (Voff)» Effect minimize by proper selection of Op mp Input currents (Iin)» Effect minimize by resistor balance an keeping low R values Voff an Iin are inepenent sources To get total output offset, a absolute values of the two terms off = (Voff) (Iin) 28/04/2009 15 ElnSysC2 2009 DDC 28/04/2009 16 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 4

Offset recovery voi offset compensation! The offset can be correcte by aing a (low) constant voltage at the input Some integrate Op mps provie specific pins for offset recovery 15V R5 R3 15V R1 V 1 V 2 O R4 V U Ouput offset compensation Must be trimme for each circuit expensive! Cannot compensate offset variations (thermal rift, aging, power supply changes, ). Funamental rule Trimming single units is expensive an only a partial solution Better to select evices with low Voff an Ib (accoring to application nees), even if more expensive Minimize the effects of offset by applying proper esign criteria The avoitrimming rule applies to all parameters 28/04/2009 17 ElnSysC2 2009 DDC 28/04/2009 18 ElnSysC2 2009 DDC Ieal Transcharacteristic Transcharacteristic with = /V (V) (V) V (V) Differential gain infinite (very high) V (µv) High gain 28/04/2009 19 ElnSysC2 2009 DDC 28/04/2009 20 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 5

Transcharacteristic : an saturation, saturation, an offset Val Val Output swing V (µv) Linear range for input signals (fraction of mv) Val Val Output swing The (Vi) characteristic oes not cross (0,0): Offset Voff(out) Voff(in) V (µv) 28/04/2009 21 ElnSysC2 2009 DDC 28/04/2009 22 ElnSysC2 2009 DDC ctual transcharacteristic Loa riving Output swing Val Voff(in) V Combine effects of soft saturation an offset V I Ro I I Increasing the output current Iu reuces the output voltage swing Rc Current flowing in the loa causes a voltage rop on Op mp internal output resistance Ro. The output swing is reuce. Val Val Val Vi 28/04/2009 23 ElnSysC2 2009 DDC 28/04/2009 24 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 6

Example of saturation Effect of saturation on V Input an output signals for an inverting amplifier Triangular input Linear output s the Op mp output () enters saturation, the input ifferential voltage V is no longer 0 The inverting input noe is no longer virtual groun In linearity (=Vi)» V = 0 V Output with saturation Saturation occurs here In saturation ( Val)» V 0 28/04/2009 25 ElnSysC2 2009 DDC 28/04/2009 26 ElnSysC2 2009 DDC Input an output ranges Lesson C2 MX Vout V L DMC MX Vin VC MX Input Output Device is amage Not feasible The evice oes not work, but is not amage OK OK OK Real Op mp parameters an moel Static parameters Differential gain, output saturation, Input currents, offset voltage Dynamic parameters Gain Banwith, Slew Rate MIN DMC MIN V L VC MIN OK OK Device is Not feasible amage Op mp ata sheet analysis Maximum ratings Electrical characteristics 28/04/2009 27 ElnSysC2 2009 DDC 28/04/2009 28 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 7

Op mp frequency response Gain Banwith prouct The open loop response ( ) has a single pole P at F1; from here rops 20 B/ec, with 0 B crossing at F3. P position epens on actual value of. The only known parameter is gain banwith BG (GBP, GBW) (B) 30 10 0 P 1 F1 10 100 F3 ω (ra/s) The Gain Banwith Prouct GBP is the same for all points in the unity slope (20B/ec) segment (B) 1 GBP = 1*F1 GBP = 2*F2 GBP = 3*F3 For 3 = 1 (0 B) 30 2 GBP = F3 F1 10 F2100 10 0 3 F3 ω (ra/s) 28/04/2009 29 ElnSysC2 2009 DDC 28/04/2009 30 ElnSysC2 2009 DDC High frequency effects Frequency response with feeback The open loop gain ecreases towars high frequencies, therefore β ecreases an becomes complex:» Errors increase (eviations from ieal behavior)» Rx become Zx(ω)» Gain error increases (value) For amplifiers with input: voltage current» ieal O ( ) Ri Ri = 0» real O ( finite) Zi ecreases Zi increases For amplifiers with output: voltage current» ieal O ( ) Ru = 0 Ru» real O ( finite) Zu increases Zu ecreases The iagram shows the open loop gain an 1/β Single pole at F1 Drop 20 B/ec Gain Bwth Prouct = F2 1/β not relate with frequency (resistive β) 1/β (B) 30 10 0 F1 1 10 100 F2 ω (ra/s) 28/04/2009 31 ElnSysC2 2009 DDC 28/04/2009 32 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 8

Banwith with feeback Ban limit with feeback Rni 1 1 = β 1 1 β for ω << ω a β >> 1 1/β << 1 rni = 1/β 1 β Same behavior as for ieal Op. mp. with feeback 1/β (B) 30 10 0 ω << ω a 1 10 ω a ω (ra/s) Rni 1 1 = β 1 1 β for ω >> ω a β << 1 1 << 1/β rni = Same behavior as for open loop Op. mp. 1/β (B) 30 10 0 1 10 ω a ω (ra/s) zona ω >> ω a 28/04/2009 33 ElnSysC2 2009 DDC 28/04/2009 34 ElnSysC2 2009 DDC 3 b response Summary of frequency response Rni 1 1 1 = = β 1 1 β When ω = ω a β = j ω a complex β, Gain rops 3 B 1 2 1/β (B) 30 10 0 3B 1 10 ω a 3B ω (ra/s) Response with feeback If β >> 1 feeback behavior (1/β) prevails» r = 1/β if β << 1 open loop behavior () prevails» r = Banwith with feeback epens from (ω)» Gain Banwith Prouct (GBP)» (0) an pole position β» Constant for resistive feeback network zona ω << ω a zona ω >> ω a 28/04/2009 35 ElnSysC2 2009 DDC 28/04/2009 36 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 9

Effects of feeback on opamp circuits (cont.) Effects of feeback on frequency response as the gain is reuce the banwith is increase gain banwith constant since gain is reuce by (1 B) banwith is increase by (1 B) for a 741, gain banwith 10 6 if gain = 1000 BW 1000 Hz if gain = 100 BW 10,000 Hz Slew rate The slope of the output voltage is limite because of Voltage saturation insie the amplifier Saturation of capacitance charge/ischarge currents. Slew Rate parameter: SR = V/ T With squarewave signals SR = V/Tf(o Tr) With sine signals SRmax = max(v/t) = max(ω V cosωt) = ωv Tf V V 12.37 Storey, Electronics: Systems pproach, 3 r Eition Pearson Eucation Limite 2006 28/04/2009 38 ElnSysC2 2009 DDC Slew rate istortion Other parameters When SRsignal > SRamplier Dynamic saturation: upper boun for V/t The output becomes a triangular wave Max SR of the Op. mp. Example for increasing ω Example for increasing V Max SR of the signal t Input noise Maximum output current Limite by nonlinear protection circuitry Maximum power issipation Quiescent power consumption Input resistances: ifferential (Ri), common moe (Ric) Very high; to be consiere for special applications Frequency compensation feeback circuit can become instable Most current Op. mp are intrinsically stable 28/04/2009 39 ElnSysC2 2009 DDC 28/04/2009 40 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 10

Real Op mp parameters an moel Static parameters Differential gain, output saturation, Input currents, offset voltage Dynamic parameters Gain Banwith, Slew Rate Op mp ata sheet analysis Maximum ratings Electrical characteristics Lesson C2 Integrate Op mp Operational amplifiers (opamps) are among the most wiely use builing blocks in electronics they are integrate circuits (ICs) often DIL or SMT 5.1 28/04/2009 41 ElnSysC2 2009 DDC 12.42 Storey, Electronics: Systems pproach, 3 r Eition Pearson Eucation Limite 2006 Data sheet structure Data sheet 1 The ata sheet escribes external characteristics of the evice (can be measure from external pins) Main features [Summary of main features] Packaging an pinout bsolute maximum ratings Electrical characteristics [Internal structure] [Use examples] [Measurement techniques of relevant parameters] 28/04/2009 43 ElnSysC2 2009 DDC 28/04/2009 44 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 11

Data sheet 2 Packaging an pinout [package type an size, ] The same evice is available in ifferent packages» ualinline, flat pack, pingri, ballgri,...» Plastic, ceramic, metal case, The package influences electrical an mechanical features» Parasitic L an C (epen mainly from size)» Max temperature, vibration,. Pinout Specifies functional pins physical pin Can be ifferent for each package Reference tab pin 1 Numbering in counterclockwise irection (top view) 28/04/2009 45 ElnSysC2 2009 DDC 28/04/2009 46 ElnSysC2 2009 DDC Data sheet 3 Maximum ratings Operating limits (bsolute maximum ratings) tensioni massime i alimentazione tensioni massime applicabili ai pieini (in e out) massima temperatura i funzionamento massima potenza issipabile massime correnti i ingresso. If crosse permanent amages may occur Insulator perforation Wire blowing 28/04/2009 47 ElnSysC2 2009 DDC 28/04/2009 48 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 12

Data sheet 4 Electrical Parameters Electrical characteristics Normal operating conitions Specify measurement conitions» Power supply voltage,» temperature,».. Electrical parameters» Voff, Ioff, Ib,, SR,,...» Tables, graphs, Represent normal operating conitions, where the evice complies with specs 28/04/2009 49 ElnSysC2 2009 DDC 28/04/2009 50 ElnSysC2 2009 DDC Typical, minimum, maximum value Example of value istribution Manufacturers cannot guarantee the exact value of electric parameters Passive components (R, C, L, ): tolerances 10% 0,01% ctive evices (Op mp, MOS..): tolerances 50% 100% R, nominal value 10 kω, tolerance 5% 9,5 kω 10 kω 10,1 kω 10,5 kω The esign must take into account these changes Nominal value (label): esign target Typical: mean value, most likely... Min/max values: guarantee limits ll evices comply with these limits Devices with outofrange parameters cannot be sol (o not respect specs). Number of evices Value of the parameter iscare min Nominal typic al iscare max Tolerance range 28/04/2009 51 ElnSysC2 2009 DDC 28/04/2009 52 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 13

Lesson C2: final test Which parameters influence the gain error? n amplifier has a voltage gain = 10 an Vioff i 3 mv. Which is the value of off (cause by Vioff)? How can we minimize the errors cause by input currents? Why offset compensation an trimming circuits shoul be avoie? Which output voltage range can we get from an Op mp with 5V an 10V power supplies? How to evaluate frequency limitations of a feeback amplifier? resistor with label value 1 kω, toler. 3% has an actual value 998 Ω. Is the evice within specs? What if the value is 1,04 kω? 28/04/2009 53 ElnSysC2 2009 DDC 2009 DDC 2006 Storey 14