Towards Eyes for Sensor Network Systems

Similar documents
Neuromorphic architectures: challenges and opportunites in the years to come

MOS Transistors Models

MOS Transistor Theory

Learning on Silicon: Overview

MOS Transistor I-V Characteristics and Parasitics

Microelectronics Part 1: Main CMOS circuits design rules

ECE 497 JS Lecture - 12 Device Technologies

EE105 - Fall 2006 Microelectronic Devices and Circuits

Lecture 11: MOS Transistor

Practice 3: Semiconductors

Scaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters

J. Lazzaro, S. Ryckebusch, M.A. Mahowald, and C. A. Mead California Institute of Technology Pasadena, CA 91125

ECE 342 Electronic Circuits. 3. MOS Transistors

Mixed Analog-Digital VLSI Circuits & Systems Laboratory

EE105 - Fall 2005 Microelectronic Devices and Circuits

MOS Transistor Theory

Choice of V t and Gate Doping Type

Integrated Circuit Implementation of a Compact Discrete-Time Chaos Generator

Electronic Circuits Summary

CSE140L: Components and Design Techniques for Digital Systems Lab. Power Consumption in Digital Circuits. Pietro Mercati

Lecture 5: CMOS Transistor Theory

The Devices: MOS Transistors

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

MOS Transistor Properties Review

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

Lecture 11: MOSFET Modeling

SWITCHED CAPACITOR AMPLIFIERS

E18 DR. Giorgio Mussi 14/12/2018

Switching circuits: basics and switching speed

Lecture 3: CMOS Transistor Theory

DEPFET sensors development for the Pixel Detector of BELLE II

Analysis of Transconductances in Deep Submicron CMOS with EKV 3.0

How we wanted to revolutionize X-ray radiography, and how we then "accidentally" discovered single-photon CMOS imaging

VLSI Design The MOS Transistor

Digital Integrated Circuits A Design Perspective

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Introduction to Digital Signal Processing

Very Wide Range Tunable CMOS/Bipolar Current Mirrors with Voltage Clamped Input

Microelectronics Main CMOS design rules & basic circuits

Lecture 4: CMOS Transistor Theory

Integrated Circuits & Systems

Lecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995

Semiconductor Memories

Lecture 5: DC & Transient Response

Lecture 7 Circuit Delay, Area and Power

Piecewise Nonlinear Approach to the Implementation of Nonlinear Current Transfer Functions

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Q. 1 Q. 25 carry one mark each.

Grasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits

Outline. Neural dynamics with log-domain integrator circuits. Where it began Biophysics of membrane channels

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

Lecture 25. Dealing with Interconnect and Timing. Digital Integrated Circuits Interconnect

ECE 546 Lecture 10 MOS Transistors

Lecture 4: DC & Transient Response

NPSAT1 Solar Cell Measurement System

Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Last Name _Di Tredici_ Given Name _Venere_ ID Number

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

E40M Review - Part 1

Case Studies of Logical Computation on Stochastic Bit Streams

OPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626

Addressing Challenges in Neuromorphic Computing with Memristive Synapses

NEUROMORPHIC COMPUTING WITH MAGNETO-METALLIC NEURONS & SYNAPSES: PROSPECTS AND PERSPECTIVES

SEMICONDUCTOR MEMORIES

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

Introduction and Background

EE247 Lecture 16. Serial Charge Redistribution DAC

Auxiliaire d enseignement Nicolas Ayotte

University of Toronto. Final Exam

Design Engineering MEng EXAMINATIONS 2016

Delay and Energy Consumption Analysis of Conventional SRAM

Synaptic Devices and Neuron Circuits for Neuron-Inspired NanoElectronics

Administrative Stuff

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Device Models (PN Diode, MOSFET )

5. CMOS Gate Characteristics CS755

Measuring the Leakage Current Module Characteristic of the HICANN Neuron Circuit

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

An Analog-digital CMOS circuit for motion detection based on direction-selective neural networks

Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing

Lecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Logic. Intro to Neuroscence: Neuromorphic Engineering 12/9/2013. (c) S. Liu and T. Delbruck, Inst. of Neuroinformatics, UZH-ETH Zurich 1

Chapter 4 Field-Effect Transistors

Modeling All-MOS Log-Domain Σ A/D Converters

Advances in Radio Science

ECE315 / ECE515 Lecture-2 Date:

S No. Questions Bloom s Taxonomy Level UNIT-I

Lecture 16: Circuit Pitfalls

Transcription:

Towards Eyes for Sensor Network Systems Andreas G. Andreou Electrical and Computer Engineering and Whitaker Biomedical Engineering Institute Johns Hopkins University http://www.ece.jhu.edu/faculty/andreou/aga/index.htm

outline Ears for sensor network systems: a brief detour Introduction Light, photons, noise, bandwidth Current signal processing and translinear networks Systems Polarization contrast chip Spatial-temporal processing Ego-motion compensation chip in a balloon observatory Network architecture for distributed feature extraction. Conclusions 2

smart microphone project 4 chamber acoustic horn Cross-Correlation ASIC Gradient Flow ASIC Auto-Correlation Wake-Up ASIC Power Strobe Circuit 4 MEMs Microphones http://www.signalsystemscorp.com/acoustic_surv.htm 3

and some related papers P. Julian, A.G. Andreou, P. Mandolesi, D. Goldberg, A low-power CMOS integrated circuit for bearing estimation, Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, (ISCAS 2003), Bangkok, Thailand, Vol. 5, pp. 305-308, May 2003. P. Julian, A.G. Andreou, L. Riddle, S. Shamma, G. Cauwenberghs, A comparative study of sound localization algorithms for energy aware sensor network nodes, IEEE Transactions on Circuits and Systems: Part II: Analog and Digital Signal Processing, to appear, 2004. D. Goldberg, A.G. Andreou, et.al., A wake-up detector for an acoustic surveillance sensor network: algorithm and VLSI implementation, submitted to IPSN-04. M. Stanacevic and G. Cauwenberghs, ``Micro-power mixed-signal acoustic localizer,'' in Proc. European Solid State Circuits Conf. (ESSCIRC 2003), Estoril, Portugal, September 2003. 4

what did we learn? COTS can take you up to a point. DSP and FPGA also take you up to a point, custom analog or digital design is necessary. Event based, one bit digital processing. Interfaces are critical! necessity for system level design- Algorithm exploration is necessary with real data and the actual application environment. Wireless data communication is expensive; do the computation locally if you can! Analog subthreshold CMOS works well if designed properly! 5

the energy cost of bits in wires and wireless- CCxxxx: Chipcon Datasheets www.chipcon.com UWB: 03267r6P802-15_TG3a Multi-band-OFDM-CFP Presentation 6

the not-so-state-of-the-art not-eye CrossBow MTS310CASensorBoard 13 nj per bit of light data NOT informationhttp://www.xbow.com Clairex CdSe photoconductor ~ 2 mw power (light ON) ~ 47 uw power (light OFF) ~ 10 khz bandwidth 5 Volts power supply (signal) 10 bits ADC, 15 KS/s http://www.clairex.com/ 7

eyes for sensor network systems Eyes: sensory structures capable of spatial vision, i.e. imaging the environment, no matter how crude the image is Is there something interesting in the environment? in a specific class of objects Where is it? What is it? Land and Nilsson, Animal Eyes often it is about a few bits in the right place at the right time 8

the way natural eyes see Continuous sensing Polarization sensitivity Contrast sensitivity Local gain control Spatial filtering Temporal filtering Sampling on demand 9

light, photons, photon shot-noise, bandwidth 10

analog, digital and all that CVDT Continuous-Value Discrete-Time Continuous-Value Continuous-Time CVCT CCD Switched Capacitor Linear and non-linear analog Binary digital Multivalue digital Asynchronous digital Neuron spikes Anisochronous Pulse Time Modulation DVDT Discrete-Value Discrete-Time Discrete-Value Continuous-Time DVCT 11

subthreshold CMOS Current is exponential function of the terminal voltages Vs, Vb, Vg, Vd Large dynamic range High gain (transconductance) Low saturation voltage Vdsat ~100mV Lossless channel and source/drain symmetry (diffusive networks) Zero conductance control node (gate); possibility of floating gate for long term charge storage Mobility considerations Frequency limitations f T = g 2πC µ V πl m t max 2 1µ m 100MHz 0.25µ m 1.6GHz 12

subthreshold MOS and bipolar characteristics κ nv GB V SB V DB ID IDS = SIn0 exp exp exp Vt Vt Vt κ pvgb V SB V DB ID ISD = SIp0 exp exp exp Vt Vt Vt I C = I S exp V BE V t = I S exp V B V E V t 13

symmetric MOS model DIFFUSION 2 2 W 1 QS kt 1 QD kt I IQ I S Q = µ + Q D S + QD L 2 Cox Cd ep q 2 Cox Cdep q + + I F V, V F V, V ( ) ( ) SD GB SB GB DB DRIFT ( ) ( ) ( ) I G V H V H V SD GB SB DB 14

non-linear CMOS resistors and translinear grids Linear conductances V r V P = G 1 I P V r V Q = G 1 I Q I PQ = G 1 I Q I P G 2 ( ) V P V Q = G 2 I PQ NMOS only diffusor/conveyor S h κ nvc κ nv r I = exp I I S v V T ( ) P Q Q P A.G. Andreou and K.A. Boahen, Translinear circuits in subthreshold CMOS, Journal of Analog Integrated Circuits and Signal Processing, Vol. 9, pp. 141-166, March 1996. 15

1D spatial averaging network I j = I j + S h S v exp κ n v C κ n v r ( ) 2 I j I i I k ( ) Inputs: d 2 I dx 2 2I j I i I k I i, I j, I k, I (x) Outputs: Normalizing inter-node distances to unity we write the above on the continuum where I i, I j, I k, I(x) At node V j : I j = I ij I jk + I j Find the smooth function I(x) that best fits the data I(x) with the minimum energy in its first derivative. λ 2 d I 2 I ( x) = I( x) + λ dx The reqularization parameter cost associated with energy in the derivative relative to the squared error of the fit to the data 16

sensor level processing: what and where X Computational Circuits Row Select PIXEL Amplifiers Y Computational Circuits Pixel: transduction amplification gain control quantization non-uniformity correction spatial filtering temporal filtering Periphery: ego-motion moments global contrast data-communication Column Select 17

seeing in ways that we can t! Mantis Shrimp L.B. Wolff and A.G. Andreou, Polarization camera sensors, Image and Vision Computing, Vol. 13, No. 6, pp. 497-510, August 1995. 18

doing things in front of the pixel: micropolarizers A.G. Andreou and Z.K. Kalayjian, Polarization imaging: principles and integrated polarimeters, IEEE Sensors Z. Kalayjian and A.G. Andreou, Integrated Journal, Vol. 2, No. 6, pp. 566-576, December 2002. imaging linear polarimeter," ISA Transactions, Vol. 38, pp. 203-209, 1999. 19

current-mode translinear processing PC = T R T R + T R T R T R T R 20

sensor level processing: what and where X Computational Circuits Row Select PIXEL Amplifiers Y Computational Circuits Pixel: transduction amplification gain control quantization non-uniformity correction spatial filtering temporal filtering Periphery: ego-motion moments global contrast data-communication Column Select 21

spatial/temporal filter Moving t Scanning Temporal Filtering Spatial Filtering Detection Buffering / Amplification 33 x 30 pixels 0.5 micron linear capacitor triple metal CMOS 50 micron cell pitch (2 x 2 mm die) 22

sensor level processing: what and where X Computational Circuits Row Select PIXEL Amplifiers Y Computational Circuits Pixel: transduction amplification gain control quantization non-uniformity correction spatial filtering temporal filtering Periphery: ego-motion moments global contrast data-communication Column Select 23

doing things in the sides A.G. Andreou, R.C. Meitzler, K. Strohbehn and K.A. Boahen, Analog VLSI neuromorphic image acquisition and pre-processing systems, Neural Networks, Vol. 8, No. 7-8, pp. 1323-1347, 1995. 24

Flare Genesis Observatory http://sd-www.jhuapl.edu/flaregenesis/flare.html Balloon based observatory Truly autonomous low bit rate link - A three stage hierarchical system of sun orientation and tracking Two Eyes for finding the sun and motion stabilization + Kodak Megaplus CCD camera Solar power; command and control power budget ~1W 25

networks of nodes.constraints. Image sensor constraints (1280x1024 pixels, 24 bit/pixel, 10000 frames/s) Rates Data rate (Mbits/s) Distance (m) Energy per bit (pj) Latency (ms) Scanned 24,000 0.01 20 x (bits/frame) 0.1 (frame rate) Anisochronous event based variable 0.01 20 0.00001 (pixel) RF link constraints Rates Data rate (Mbits/s) Distance (m) Energy per bit (nj) Latency (ms) UWB (Multiband OFDM) 200 10 10 0.01 COTS (Chipcon 24xx) 1 100 100 100s 26

analog, digital and all that CVDT Continuous-Value Discrete-Time Continuous-Value Continuous-Time CVCT CCD Switched Capacitor Linear and non-linear analog Binary digital Multivalue digital Asynchronous digital Neuron spikes Anisochronous Pulse Time Modulation DVDT Discrete-Value Discrete-Time Discrete-Value Continuous-Time DVCT 27

event based systems X Computational Circuits Row Select PIXEL Amplifiers Y Computational Circuits Pixel: transduction amplification gain control quantization non-uniformity correction spatial filtering temporal filtering Periphery: ego-motion moments global contrast data-communication Column Select 28

digital event based imager 29

high slew rate gain at low energy costs 30

the network is the architecture Encoder Decoder Local Processor Communication Processor ALL COMPUTATION DONE ON THE ADDRESSES OF THE EVENTS 31

distributed network processing Information is encoded in a stream of events, the address of each pixel node Address Event Representation Asynchronous on demand Programmable communication processors transform and route the events Local Processors perform spatial/temporal integration and normalization Point-to-point and broadcast links provide high speed interconnects 32

simulation 33

feature extraction through projective fields Think of computation as part of the MAC layer D.H. Goldberg, G.C. Cauwenberghs and A.G. Andreou, Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons, Neural Networks, Vol. 14, No. 6-7, pp. 781-793, July 2001 34

results Input Rectifed Laplacian (Matlab) PrAER chip PrAER (Matlab) 35

and something about biology: blow-fly photoreceptor P.A. Abshire and A.G. Andreou, Capacity and energy cost of information in biological and silicon photoreceptors," Proceedings of the IEEE, Vol. 89, No. 7, pp. 1052-1064, July 2001. 36

some final thoughts One size perhaps does not fit all! With multiple interacting points of view, is worth revisiting polarization vision. Asynchronous on demand systems may be preferable to random access or scanned for giving information to the question: is there anything of interest out there? CMOS imagers can be cheap and can be designed to specific applications; 0.5 micron CMOS may be a sweet spot for garden variety eyes. Increased physical complexity; more than just visible; large area sensor devices conformal to non planar surfaces. What good are eyes without optics or when they can t move?. Good questions! eye designers have plenty things to do. 37

acknowledgments: DARPA N0014-00-C-0315 Acoustic Microsensors NSF-ECS-0010026: Microscale adaptive optical wavefront correction NSF-EIA-0130812: A comparative study of information processing in biological and bio-inspired systems: performance criteria, resources tradeoffs and fundamental limits. NVSED Smart focal planes Philippe Pouliquen Rich Meitzler Zaven Kalayjian Pamela Abshire Kwabena Boahen Marc Cohen Bernabe Linares Barranco Teresa Serrano Kim Strohbehn Larry Riddle Gert Cauwenberghs David Goldberg Pedro Julian Pablo Mandolesi Eugenio Culurciello 38

subthreshold CMOS challenges: noise 39

energy costs per pixel P: power ( Watts) ξ : pixel activity factor N : number of pixels N : number of pixels in the computational kernel I ker nel bg : mean photocurrent ( A) I : computational branch current ( typically 10 100 na) comp V = V : phototransduction branch voltage ( typically (0.3) = 0.3 Volts) pd scale V = V + V : computational branch voltage ( typically (0.3 + 0.2) = 0.5 Volts) comp scale sat Bandwidth scales linearly with computational branch current Power will scale linearly with computational branch voltage 40

Transduction and Dynamic Range Compression (I): Temporal Delbruck and Mead 96 1. Average signal in time and store the state -range- on a quasi floating gate (Vfb) 2. Employ negative feedback to position the DC operating point. 3. Amplifier-computational branch-: single stage biased in substhreshold (100nA) P = ( ξ I V + I V ) N bg pd comp comp (0.1 10 0.3 + 10 1) = 10 8 7 7 W per pixel 41

Non-Uniformity Correction Using FGMOS An MOS mirror with FGMOS transistor (M2) injected using impact ionization (tunneling will work as well). NO power cost during operation. Technique can be applied to both current mode and voltage mode pixels Energy cost only with initial calibration Calibration takes ~2000 iterations for all pixels on the chip and each pixel takes about 1sec Cohen & Cauwenberghs 2001 E = P T = N ( I V + I V ) T adapt in pd out comp = + 8 8 (10 0.3 10 10) 1 = 10 7 Joules per pixel 42

Transduction and Dynamic Range Compression (I): Spatial -network based- 1. Average using a shunting network 2. Employ negative feedback and log-antilog amplifier to do the ratio computation 3. Note! kernel size does not matter as we normalize everything to the computational current and this gets steered from one pixel to the other. 4. Compression function not tanh but something that can be synthesized in CM circuits! Vnw Ih Vdd VIu Vdd Vnw R H Vnw Iin Iout Vhh V s = 0.6nA, 1.8nA n =1.2 I S = 1.5nA,3nA Vcc Vnw Boahen and Andreou 92 Vpx Vln I I I I P= ( ξ I V + I V ) N out comp in bg bg pd comp comp V V s = I n I n + I s n 43

Center-ON-OFF surround with local competition and rectification V ni C 0 60 C 60 V li C +120 I +120 I +60 C +60 Cauwenberghs and Waskiewicz 1999 C 0 + 60 C 120 C 0 I 0 I I C I C +0 N eighbour same-orientation inhibition C 0 120 C 0 + 120 I 120 I 60 I + 60 I + 120 Local different-orientation inhibition C 0 V r I I 60 C 60 I I I +0 I 120 C 120 1. An alternative to resistive grids we can explicitely compute the Laplacian using simple scaled mirrors and summing the currents. 2. Added local wiring complexity Normalized-intensity gradient computation Rectification C = I I + I I α C + C β C + C + C + C 0 0 0 0 0 60 120 0 0 0 0 + 60 60 + 120 120 + 60 + 120 60 120 P = ( ξ 4 IcompVcomp ) N 8 7 (4 10 1) = 10 W per pixel 44