Metal-Insulator-Metal Junctions

Similar documents
Hermann Kohlstedt. Technical Faculty Nanoelectronics

Ferroelectric Tunnel Junctions: A Theoretical Approach

Magnetic core memory (1951) cm 2 ( bit)

Combining Ferroelectricity, Magnetism, and

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Lecture 25. Semiconductor Memories. Issues in Memory

Digital Integrated Circuits A Design Perspective

Semiconductor Memories

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB

During such a time interval, the MOS is said to be in "deep depletion" and the only charge present in the semiconductor is the depletion charge.

GMU, ECE 680 Physical VLSI Design 1

SEMICONDUCTOR MEMORIES

1. Chapter 1: Introduction

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

Novel Devices and Circuits for Computing

Administrative Stuff

Supplementary Information for. Non-volatile memory based on ferroelectric photovoltaic effect

RRAM technology: From material physics to devices. Fabien ALIBART IEMN-CNRS, Lille

Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang

Semiconductor memories

Ferroelectric HfO 2 Thin Films

Lecture 6 NEW TYPES OF MEMORY

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

Chapter 1. Introduction

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching

Advanced Flash and Nano-Floating Gate Memories

Supplementary Figures

Advanced Topics In Solid State Devices EE290B. Will a New Milli-Volt Switch Replace the Transistor for Digital Applications?

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM

Mechanism of Switching and Related Challenges in Transition Metal Oxide Based RRAM Devices

Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches

Analysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor

Electrical Characterization with SPM Application Modules

1. HP's memristor and applications 2. Models of resistance switching. 4. 3D circuit architectures 5. Proposal for evaluation framework

The switching location of a bipolar memristor: chemical, thermal and structural mapping

CMOS compatible integrated ferroelectric tunnel junctions (FTJ)

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

Page 1. A portion of this study was supported by NEDO.

A Hybrid CMOS/Memristive Nanoelectronic Circuit for Programming Synaptic Weights

From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer

Studies of resistance switching effects in metal/yba 2 Cu 3 O 7-x interface junctions

Novel Devices and Circuits for Computing

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

Nanoelectronics. Topics

Semiconductor Memories. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Paolo Spirito

Semiconductor Memory Classification

DocumentToPDF trial version, to remove this mark, please register this software.

Polarization Control of Electron Tunneling into Ferroelectric Surfaces

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

Memory Trend. Memory Architectures The Memory Core Periphery

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU

Lecture 6. Alternative storage technologies. All optical recording. Racetrack memory. Topological kink solitons. Flash memory. Holographic memory

An Autonomous Nonvolatile Memory Latch

FERROELECTRIC RAM [FRAM] Submitted in partial fulfillment of the requirement for the award of degree of Bachelor of Technology in Computer Science

Niobium oxide and Vanadium oxide as unconventional Materials for Applications in neuromorphic Devices and Circuits

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Nanoimprint Lithography

12. Memories / Bipolar transistors

Piezoelectric materials for MEMS applications Hiroshi Funakubo Tokyo Institute of Technology

From 180º stripe domains to more exotic patterns of polarization in ferroelectric nanostructures. A first principles view

1 Ionic Memory Technology

Colossal electroresistance in metal/ferroelectric/semiconductor. tunnel diodes for resistive switching memories

Thin Film Transistors (TFT)

materials, devices and systems through manipulation of matter at nanometer scale and exploitation of novel phenomena which arise because of the

Finding the Missing Memristor

Vanadium Dioxide (VO 2 ) is also a Ferroelectric: Properties from Memory Structures

SUPPLEMENTARY INFORMATION

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Random Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr.

Resistive Memories Based on Amorphous Films

Scanning Tunneling Microscopy

Semiconductor Memories

Structural dynamics of PZT thin films at the nanoscale

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Thin Film Bi-based Perovskites for High Energy Density Capacitor Applications

Stabilizing the forming process in unipolar resistance switching

Electrical material properties

New Ferroelectric Material for Embedded FRAM LSIs

Chapter 12: Electrical Properties. RA l

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

JOHN G. EKERDT RESEARCH FOCUS

Homework #1 - September 9, Due: September 16, 2005 at recitation ( 2 PM latest) (late homework will not be accepted)

MICRO-SCALE SHEET RESISTANCE MEASUREMENTS ON ULTRA SHALLOW JUNCTIONS

Solid State Device Fundamentals

Scanning Probe Microscopy (SPM)

Tunneling electroresistance effect in ferroelectric tunnel junctions at the

DRAMATIC advances in technology scaling have given us

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical. Interconnects

Supporting Information

Chapter 3 Basics Semiconductor Devices and Processing

Lecture 5: CMOS Transistor Theory

Transformation dependence of lead zirconate titanate (PZT) as shown by PiezoAFM surface mapping of Sol-gel produced PZT on various substrates.

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

Transcription:

Forschungszentrum Jülich Resistive Switching in Metal-Insulator-Metal Junctions H. Kohlstedt* Forschungszentrum Jülich GmbH, Institut für Festkörperforschung and CNI, the Center of Nanoelectronic Systems and Information Technology, Germany *Present address: University of California, Berkeley Department of Material Science and Engineering and Berkeley Lab - Advanced Light Source Center of Nanoelectronic Systems for Information Technology Seagate May 2006: email: HHKohlstedt@lbl.gov

Contents I. Introduction Random Access Memories II. III. IV. Resistive Switching Ferro-Resistive Switching Summary V. Multiferroic Tunnel Junction

Charge and Resistance for RAMs MRAM Flash DRAM/SRAM + - FeFET MIM Junction (Resistive Switch) Write Computational 1 Binary Logic Read FeRAM Carbon nano tubes Computational 0 Conductive bridge (Solid State Electrolyte) + Ovonic Molecular Memory (single molecule) -

What is a resistive memory? Read a Resistance = Resistive Memory Examples Charged Based: DRAM FeRAM SRAM... Resistance Based: MRAM Flash FeFET Ovonic...

Why resistive storage Elements?

DRAM Cell Bit line Word line 1T1C cell Sense Amplifier Transistor C BL DRAM capacitor 1 charged Cap. 0 non charged Cap. C min 30 ff

Planar DRAM Capacitor A C min 30 ff SiO 2 thickness d Q = CU; C= ε 0 εa/d / d Decrease capacitor footprint (area A) reduces C (C min limit) Reduce dielectric thickness d tunneling limit (approx 2nm) Reduce dielectric thickness d, tunneling limit (approx. 2nm) Increase area by using 3-D structures (keep footprint) Use high-k dielectrics (process compability with CMOS)

Developments: 3 D capacitors Siemens / IBM : 1 Gbit, deep trench metal 1 1µm bitline Si surface trench capacitor > 5 µm deep Tremendous efforts to stay on the road-map Challenging technology more and more expensive and complicated

FeRAM Capacitor: Pulse Polarization Switching P V c V bias Curr rent density [ka/cm 2 1.0 switching 0.5 non-switching 00 0.0 0 10 20 30 Time [ns] Different remanent polarization states different transient current behavior to an applied voltage pulse Integrating the current switched charge Q S and non-switched charge Q NS (distinction between the two logic states) Destructive Readout

Scaling and 3D conformal Coverage 2D planar Pt Ferroelectric Transition from 2D to 3D technology Minimum capacitance for sensing: 30 ff Operation voltage 1 V Q=CU n=q/e 3x10-14 C needed for sensing: approx. 20.000 000 e - Planar capacitor: A = 100 nm x 100 nm P r = 10µC/cm 2 10-15 C Q = PA corresponds to 6000 e - not sufficient for data sensing! 3D approach necessary! Conformal coverage/mocvd mandatory Supposed to be implemented in 2007-09 for 100 nm FeRAM node technology

l Matrix Architecture: Random Access Memory Bit line decoder Data Sense amplifier 1T- 1C cell Address contro logic decoder Word line 1T-1R cell Renewed approach: Crossbar arrays Extremely high scaleable 1-R cell

First step: Go 3-D Crossbar resistor array 1R cells < 10 nm feature size 3-dimensional array by stacking: Although technological difficult nothing new Interconnects

Second step: New Nanoelectronic Architectures G. Snider et al., Appl. Phys. A 80, 1183 (2005) Hewlett Packard Approach: Activate independently at the cross points different devices as: (switchable) resistors, diodes or transistors Create your own Computer after the fabrication process. Beyond conventional memory architecture! Field programmable arrays (FPGA)

The Resistive Memory Approach Bi-stable (or multi-stable) resistors Current 1 0 V threshold = V th Voltage V read < V th

more specific Read a Resistance = Resistive Memory Magnetic Tunnel Junctions M M S Flash G D Indirect type: No structural changes in the transport region between on and off state Direct type: Structural changes (e.g. Phase Change)

Two Parties: Homogenous folks: Those who believe the effect is a volume or an interface effect across the entire dielectric and/or interface Filament (network) folks: Those who believe the effect is caused by filamanents which are strongly localized in an inactive surrounding

Overview Resistive Switches (Effects) Homogeneous? How homogeneous is the current transport - Filaments? Local?Is a formation process important??which role play the interfaces? Redox I V - - Red Ox + e Voltammogram?Is the switching effect a pure electronic or ionic i or a superposition??which kind of current transport is essential for R H and R L?

Not a surprise: Number of models > Number of groups in the field Device Examples

Al Rose Bengal ITO Examples: Organics Rose Bengal (70nm) or AlOx (5nm) ZnO Al A. Bandyopadhyay and A. J. Pal, APL 82, 1215 (2003) B. Lüssem et al., submitted to J. Appl. Phys. Even without the Polymer, the I-V curves look very similar!

Organics D. R. Stewart et al, Nano Letters 4, 133 (2004). HP Very different organics show very similar I_V curves!

Organics C. N. Lau et al., Nano Lett. 4, 569 (2004). Hewlett-Packard Conductive bridges (filaments)!

An Electrochemical Interface Model C. A. Richter et al., Appl. Phys. A 80,, 1355 (2005). Oxidation and reduction of the Ti interface layer results in a bi-stable resistance.

Electron Trap Model: An Example Ma et al., Appl. Phys. Lett. 82, 1419 (2003). Al cluster Al-oxide barriers Effect: Charging (decharging) by electrons in the (top) and (bottom) barriers Change of the conductance of the adjacent organics. See also: Nonvolatile Memory with Multilevel Switching: A Basic Model, M. J. Rozenberg, I. H. Inoue, and M. J. SánchezPhys. Rev. Lett. 2004

Examples: Inorganics Material: Transition metal oxide Nb 2 O 5 (or sub-oxides) Based on: Nb-Nb 2 O 5 -Bi Year: 1977 D. P. Oxley, Electrocomp. Sci. and Techn. 3, 217 (1977) and references therein

Inorganics A. Beck et al., APL 77, 139 (2000) IBM, IBM Zürich SrRuO 3 /SrZrO 3 :Cr0.2%/Au SrRuO 3 /SrZrO3:Cr0.2%/Pt C. Rossel et al., J. Appl. Phys. 90, 2892 (2001). EBIC plus transport measurement IBM Zürich

Resistive switching in SrTiO 3 Switching the electrical resistance of individual id dislocations in single-crystalline lli SrTiO3 K. Szot, W. Speier, G. Bihlmayer and R. Waser Nature Materials 2006

Optical Inspection K. Szot et al., Nature 2006 Filament formation

K. Szot et al., Nature 2006

Ferro-Resistive Switch Material: PbZr x Ti 1-x O 3 (ferroelectric-semiconductor) Based on: Pt-PZT-Nb:SrTiO3 K. Gotoh et al., Jpn. J. Appl. Phys. 35, 39 (1996).

Ferroresistive Switching Self-consistent steady state solution: DiftDiff Drift-Diffusion i transportt and the Poisson equation. 1-D Simulation of a Novel Nonvolatile Resistive Random Access Memory Device R. Meyer and H. Kohlstedt to be published in IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control K. Gotoh et al., Jpn. J. Appl. Phys. 35, 39 (1996).

FerroResistive-RAM RAM ρ( x) P S Ex ( ) ρ ( x) eϕ ( x) potential barrier

FRRAM ρ( x) P S Ex ( ) ρ ( x) eϕ ( x) potential well

How to distinguish a ferroelectric origin from a non-ferroelectric one? 4 3 Experimental result Numerical model [ma] Current 2 1 0-1 -2 January, 2003-2,0-1,0 0,0 1,0 2,0 Pt PZT (20/80) Voltage [V] Thickness: 6.4 nm SrRuO 3 Area: 3 µm 2 SrTiO 3 R. Meyer Although the curves look similar its not a proof!

Resistive Switching and Ferroelectric Origin (across T c ) Switching (T < T c ) no switching (T > T c ) BaTiO 3 Bulk I V I V but in (ultra) thin films: T c not known broad phase transition T c modified by external field Interpretation difficult

Resistive Switching and Ferroelectric Origin Area: 0.04 μm 2 C (x 10-15 F) 597 596 596 595 595 594 594 593 593 592 592 Total Parasitic C FE -4-2 0 2 4 U (V) 4 3 2 1 0 C -15 FE (x 10 F)

Simultaneous Measurement of different FE-Properties A. Petraru et al., to be published in Appl. Phys. A Laser Detector U 0 + u max sin (ωt) ~ Lock-in 2 Pt PZT Base electrode Substrate I / V Lock-in 1 I-V converter To measure d 33, C and I (resistive) vs. bias voltage simultaneously l

d 33 (a.u u.) Resistive Switching and Ferroelectricity d 33 vs. Bias 1x10-3 8x10-4 6x10-4 4x10-4 2x10-4 0-2x10-4 -4x10-4 -6x10-4 -8x10-4 -1.0-0.8-0.6-0.4-0.2 0.0 0.2 0.4 0.6 0.8 1.0 Pt U (V) Thickness: 30 nm SrRuO 3 Area: 3 µm 2 SrTiO 3 PZT (20/80)

d 33 (a.u u.) Pt PZT (20/80) SrRuO 3 SrTiO 3 Resistive Switching and Ferroelectricity d 33, Cvs vs. Bias 1x10-3 4.5 8x10-4 6x10-4 4x10-4 2x10-4 0-2x10-4 -4x10-4 -6x10-4 -8x10-4 1.5-1.0-0.8-0.6-0.4-0.2 0.0 0.2 0.4 0.6 0.8 1.0 U (V) 4.0 3.5 3.0 25 2.5 2.0 C (pf)

d 33 (a.u u.) Pt PZT (20/80) Resistive Switching and Ferroelectricity d 33, C, I res. vs. Bias 1x10-3 8x10-4 1.0 6x10-4 4x10-4 2x10-4 0-2x10-4 -4x10-4 -6x10-4 1.2 0.8 0.6 0.4 0.2 0.0-0.2-0.4 04-8x10-4 -0.6-1.0-0.8-0.6-0.4-0.2 0.0 0.2 0.4 0.6 0.8 1.0 U (V) I (μa) 4.5 4.0 3.5 3.0 25 2.5 2.0 1.5 C (pf) SrRuO 3 SrTiO 3 V c = -0.5V V c = 0.6V

Increase Bias Voltage 5 4 3 2 1 0-1 -2 I (ma A) AFM -3-1,5-1,2-0,9-0,6-0,3 0,0 0,3 0,6 0,9 1,2 1,5-4 U(V) Pt P t PZT (20/80) SrRuO 3 SrTiO 3

Resistive Switching and Ferroelectricity 4x10-4 3x10-4 5 4 d 33 (a a.u.) 2x10-4 2 1x10-4 0 -V r 3 1 0 I (ma A) -1x10-4 -2x10-4 -1-2 -3 Pt P t PZT (20/80) SrRuO 3 SrTiO 3-3x10-4 -4-1,5-1,2-0,9-0,6-0,3 0,0 0,3 0,6 0,9 1,2 1,5 Heat! U(V) V c = -0.5V V c = 0.6V Ferroelectric Switching Resistive Switching V r

Resistive Switching and Ferroelectricity Pt PZT (20/80) Current density high enough for heat generation? SrRuO 3 SrTiO 3 Estimation: I = 10 µa, r tip = 5 nm J = I/A J = 1.5 x 10 7 A/cm 2 If current > 10 µa, heating affects cantilever deflection

V A Au (a.u.) d33 6x10-4 Piezorespon 140 5x10-4 I 120 4x10-4 When the current through the tip 100 3x10-4 exceeds 15 µa, the piezoresponse is affected via thermal effects! 80 2x10-4 60 1x10-4 40 0 I = 15 μa 20-1x10-4 0-2x10-4 -1,0-0,5 00 0,0 05 0,5-20 10 1,0 U (V) I (μa A)

Resistive Switching caused by Ferroelectricity? nt Curre 10 6 Rhigh Rlow Voltage Pt P t PZT SrRuO 3 ρ high, low (Ωcm) 30 nm 10 5 10 4 10 3 SrTiO 3 10-6 1x10-5 1x10-4 Area (cm 2 )

Resistive Switching: Filament Model 30nm K. Szot, FZ Jülich Pt Ferroelectric PbZr 0.20 Ti 0.80 O 3 Breakdown points (if resistive switching appears) SrRuO 3 Pt SrTiO 3 Schematic cross-section Top view D. M. Schaadt et al., J. of Vacuum Science & Technology B 22, 2030 (2004) K. Szot et al. Switching the electrical resistance of individual dislocations in singlecrystalline SrTiO3, to be published in Nature Materials

Resistive Switching: Filament Model G. Dearnaley A. M. Stoneham and D. V. Morgan Rep. Prog. Phys. 33, 1129 (1970). G. Dearnaley, Thin Solid Films 3, 1161 (1969).

Trends Corssbar Arrays: Resistive switches for crossbar arrays, Many materials show resistive switching, no theoretical understanding, devices performance not yet sufficient for applications, Aim: feature size < 10 nm, if possible single molecules Fabrication: Nano-imprint/Self Assembly 3 Dimensional circuits Field Programmable Arrays Cognitive Memories

Overview Resistive Switches (Materials) Insulator/Semiconductor/amorphous/crystalline/poly-crystalline Electronic Inorganic Oxides: Complex Oxides: Chalcogenides: Ferroelectric Electronic Mixed conductor(ionic/electronic) Ferroelectric Mixed conductor(ionic/electronic) Ferroelectric Mixed Conductor(Ionic/Electronic) Phase Change Organic Mixed Conductor (Ionic/Electronic) Single Molecule Carbon Nanotubes

Summary Crossbar arrays are attractive ti for high-density h it memories Resistive switching is observed in many different materials Up to now no clear theoretical background The resistive switching is often a result of conductive bridges Ferroresistive material show resistive switching The origin of the effect can be analyzed by simultanous measurement Of different ferroelectric properties

Research Center Juelich: External Collaborations: A. Petraru (Post Doc) N. A. Pertsev Landau Theory A. Kaiser (Student) A. F. Ioffe Physico-Technical Institute, Russian Academy of Sciences, St. Petersburg, Russia. U. Poppe, J. Schubert, C. Buchal D. Schlom Complex Oxides MBE M. Indlekofer Penn State University, Depart. of Material Science, USA R. Meyer H. Schroeder Ph. Ghosez Ab-initio theory on ferroelectrics University of Liège, Belgium C. Jia R. Waser V. Nagarajan- Ultra thin ferroelectric films University of South Wales, Sydney R. Ramesh University of Berkeley, Depart. of Material Sci., USA

Acknowledgement Center of Nanoelectronic Systems for Information Technology Sponsors: Volkswagen-Foundation: Nano-sized ferroelectric hybrids under contract number I/77 737. Joint NSF-DFG Project: University of Berkeley (Material Science Department) University of Aachen (RWTH) Research Center Jülich Displacive and Conductive Phenomena in Ferroelectric Thin Films: Scaling effects and switching properties.

References: Non-Volatile Memories: Overviews/Books B. Prince, Emerging Memories Technology Trends, (Kluwer Academic Pub. 2002). Nonvolatile Semiconductor Memory Technology, IEEE Press series on microelectronic systems, ed. by W. D. Brown and J. E. Brewer 1998. Ferroelectric Random Access Memories: H. Ishiwara, M. Okuyama, eds., Topics in Applied Physics, Vol. 93 (Springer-Verlag, Berlin Heidelberg 2004). J. F. Scott, Ferroelectric Memories, Springer Series in Adv. Microelectronics, (Springer-Verlag, Berlin Heidelberg, New York 2000). Comment Explains only the rough principles: Many figures are of bad quality Good overview for semiconductor Flash memories Concentrates on ferroelectric memories Good historical overview, Explains also principles of Ferroelectrics Nanoelectronics and Information Technology, R. Waser ed., Adv. Electr. Mat. And Novel Dev. Wiley-VCH Verlag Weinheim 2002. Broad Textbook with various topics in nanoelectronics, Some Chapters on Non-Volatile Memories: FRAM, FeFET, MRAM, Phase Change Materials